1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-01 05:01:59 +01:00
Daniel Dunbar 63f93255ae Add 'isCodeGenOnly' bit to Instruction .td records.
- Used to mark fake instructions which don't correspond to an actual machine
   instruction (or are duplicates of a real instruction). This is to be used for
   "special cases" in the .td files, which should be ignored by things like the
   assembler and disassembler. We still need a good solution to handle pervasive
   duplication, like with the Int_ instructions.

 - Set the bit on fake "mov 0" style instructions, which allows turning an
   assembler matcher warning into a hard error.

 - -2 FIXMEs.

llvm-svn: 78731
2009-08-11 22:17:52 +00:00
..
2007-12-29 20:37:13 +00:00
2009-02-20 23:44:54 +00:00
2003-10-16 23:46:01 +00:00
2007-12-29 20:37:13 +00:00
2006-08-09 19:40:13 +00:00
2007-12-29 20:37:13 +00:00
2004-03-02 15:54:25 +00:00
2009-07-27 21:55:32 +00:00
2009-01-01 02:24:48 +00:00
2007-07-03 21:57:50 +00:00