1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-23 21:13:02 +02:00
llvm-mirror/test/CodeGen
Ulrich Weigand 64c39ae7f5 [SystemZ] Support load-and-trap instructions
This adds support for the instructions provided with the
load-and-trap facility.

llvm-svn: 288030
2016-11-28 13:59:22 +00:00
..
AArch64 [DAGCombiner] Fix infinite loop in vector mul/shl combining 2016-11-23 16:05:51 +00:00
AMDGPU AMDGPU/SI: Use float as the operand type for amdgcn.interp intrinsics 2016-11-26 02:26:04 +00:00
ARM [xray] Add XRay support for Mach-O in CodeGen 2016-11-23 02:07:04 +00:00
AVR Un-XFAIL an AVR CodeGen test 2016-11-26 01:07:32 +00:00
BPF [bpf] attempt to fix big-endian bots 2016-11-21 07:26:23 +00:00
Generic Add -O0 support for @llvm.invariant.group.barrier by discarding it if it gets to ISel. 2016-11-07 16:47:20 +00:00
Hexagon [Hexagon] Remove unsafe load instructions that affect Stack Slot Coloring 2016-11-14 17:11:00 +00:00
Inputs
Lanai
Mips [DAG] Improve loads-from-store forwarding to handle TokenFactor 2016-11-23 16:48:35 +00:00
MIR AMDGPU/SI: Add back reverted SGPR spilling code, but disable it 2016-11-25 17:37:09 +00:00
MSP430 Fix PR27500: on MSP430 the branch destination offset is measured in words, not bytes. 2016-11-08 17:19:59 +00:00
NVPTX [NVPTX] Remove NVPTXFavorNonGenericAddrSpaces pass. 2016-10-31 21:51:42 +00:00
PowerPC [DAG] Improve loads-from-store forwarding to handle TokenFactor 2016-11-23 16:48:35 +00:00
SPARC ScheduleDAGInstrs: Add condjump deps to addSchedBarrierDeps() 2016-11-11 01:34:21 +00:00
SystemZ [SystemZ] Support load-and-trap instructions 2016-11-28 13:59:22 +00:00
Thumb Revert "[Thumb] Teach ISel how to lower compares of AND bitmasks efficiently" 2016-11-03 14:08:01 +00:00
Thumb2 Revert "[Thumb] Teach ISel how to lower compares of AND bitmasks efficiently" 2016-11-03 14:08:01 +00:00
WebAssembly [wasm] hack around test failure after r287553. 2016-11-22 13:13:33 +00:00
WinEH
X86 [X86][FMA4] Add load folding support for FMA4 scalar intrinsic instructions. 2016-11-27 21:37:00 +00:00
XCore