mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 03:23:01 +02:00
0738f328d7
Avoids using a plain unsigned for registers throughoug codegen. Doesn't attempt to change every register use, just something a little more than the set needed to build after changing the return type of MachineOperand::getReg(). llvm-svn: 364191
40 lines
1.2 KiB
C++
40 lines
1.2 KiB
C++
//===-- BPFRegisterInfo.h - BPF Register Information Impl -------*- C++ -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the BPF implementation of the TargetRegisterInfo class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_BPF_BPFREGISTERINFO_H
|
|
#define LLVM_LIB_TARGET_BPF_BPFREGISTERINFO_H
|
|
|
|
#include "llvm/CodeGen/TargetRegisterInfo.h"
|
|
|
|
#define GET_REGINFO_HEADER
|
|
#include "BPFGenRegisterInfo.inc"
|
|
|
|
namespace llvm {
|
|
|
|
struct BPFRegisterInfo : public BPFGenRegisterInfo {
|
|
|
|
BPFRegisterInfo();
|
|
|
|
const MCPhysReg *getCalleeSavedRegs(const MachineFunction *MF) const override;
|
|
|
|
BitVector getReservedRegs(const MachineFunction &MF) const override;
|
|
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj,
|
|
unsigned FIOperandNum,
|
|
RegScavenger *RS = nullptr) const override;
|
|
|
|
Register getFrameRegister(const MachineFunction &MF) const override;
|
|
};
|
|
}
|
|
|
|
#endif
|