1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 04:32:44 +01:00
llvm-mirror/test/CodeGen/AVR/shift.ll
Ben Shi fd0f322cf0 [AVR] Fix a bug in 16-bit shifts
Reviewed By: aykevl

Differential Revision: https://reviews.llvm.org/D96590
2021-02-14 11:54:55 +08:00

309 lines
6.3 KiB
LLVM

; RUN: llc < %s -march=avr | FileCheck %s
; Optimize for speed.
; CHECK-LABEL: shift_i8_i8_speed
define i8 @shift_i8_i8_speed(i8 %a, i8 %b) {
; CHECK: dec r22
; CHECK-NEXT: brmi .LBB0_2
; CHECK-NEXT: .LBB0_1:
; CHECK-NEXT: lsl r24
; CHECK-NEXT: dec r22
; CHECK-NEXT: brpl .LBB0_1
; CHECK-NEXT: .LBB0_2:
; CHECK-NEXT: ret
%result = shl i8 %a, %b
ret i8 %result
}
; Optimize for size (producing slightly smaller code).
; CHECK-LABEL: shift_i8_i8_size
define i8 @shift_i8_i8_size(i8 %a, i8 %b) optsize {
; CHECK: .LBB1_1:
; CHECK-NEXT: dec r22
; CHECK-NEXT: brmi .LBB1_3
; CHECK: lsl r24
; CHECK-NEXT: rjmp .LBB1_1
; CHECK-NEXT: .LBB1_3:
; CHECK-NEXT: ret
%result = shl i8 %a, %b
ret i8 %result
}
; CHECK-LABEL: shift_i16_i16
define i16 @shift_i16_i16(i16 %a, i16 %b) {
; CHECK: dec r22
; CHECK-NEXT: brmi .LBB2_2
; CHECK-NEXT: .LBB2_1:
; CHECK-NEXT: lsl r24
; CHECK-NEXT: rol r25
; CHECK-NEXT: dec r22
; CHECK-NEXT: brpl .LBB2_1
; CHECK-NEXT: .LBB2_2:
; CHECK-NEXT: ret
%result = shl i16 %a, %b
ret i16 %result
}
; CHECK-LABEL: shift_i64_i64
define i64 @shift_i64_i64(i64 %a, i64 %b) {
; CHECK: call __ashldi3
%result = shl i64 %a, %b
ret i64 %result
}
define i8 @lsl_i8_1(i8 %a) {
; CHECK-LABEL: lsl_i8_1:
; CHECK: lsl r24
%res = shl i8 %a, 1
ret i8 %res
}
define i8 @lsl_i8_2(i8 %a) {
; CHECK-LABEL: lsl_i8_2:
; CHECK: lsl r24
; CHECK-NEXT: lsl r24
%res = shl i8 %a, 2
ret i8 %res
}
define i8 @lsl_i8_3(i8 %a) {
; CHECK-LABEL: lsl_i8_3:
; CHECK: lsl r24
; CHECK-NEXT: lsl r24
; CHECK-NEXT: lsl r24
%res = shl i8 %a, 3
ret i8 %res
}
define i8 @lsl_i8_4(i8 %a) {
; CHECK-LABEL: lsl_i8_4:
; CHECK: swap r24
; CHECK-NEXT: andi r24, -16
%res = shl i8 %a, 4
ret i8 %res
}
define i8 @lsl_i8_5(i8 %a) {
; CHECK-LABEL: lsl_i8_5:
; CHECK: swap r24
; CHECK-NEXT: andi r24, -16
; CHECK-NEXT: lsl r24
%res = shl i8 %a, 5
ret i8 %res
}
define i8 @lsl_i8_6(i8 %a) {
; CHECK-LABEL: lsl_i8_6:
; CHECK: swap r24
; CHECK-NEXT: andi r24, -16
; CHECK-NEXT: lsl r24
; CHECK-NEXT: lsl r24
%res = shl i8 %a, 6
ret i8 %res
}
define i8 @lsr_i8_1(i8 %a) {
; CHECK-LABEL: lsr_i8_1:
; CHECK: lsr r24
%res = lshr i8 %a, 1
ret i8 %res
}
define i8 @lsr_i8_2(i8 %a) {
; CHECK-LABEL: lsr_i8_2:
; CHECK: lsr r24
; CHECK-NEXT: lsr r24
%res = lshr i8 %a, 2
ret i8 %res
}
define i8 @lsr_i8_3(i8 %a) {
; CHECK-LABEL: lsr_i8_3:
; CHECK: lsr r24
; CHECK-NEXT: lsr r24
; CHECK-NEXT: lsr r24
%res = lshr i8 %a, 3
ret i8 %res
}
define i8 @lsr_i8_4(i8 %a) {
; CHECK-LABEL: lsr_i8_4:
; CHECK: swap r24
; CHECK-NEXT: andi r24, 15
%res = lshr i8 %a, 4
ret i8 %res
}
define i8 @lsr_i8_5(i8 %a) {
; CHECK-LABEL: lsr_i8_5:
; CHECK: swap r24
; CHECK-NEXT: andi r24, 15
; CHECK-NEXT: lsr r24
%res = lshr i8 %a, 5
ret i8 %res
}
define i8 @lsr_i8_6(i8 %a) {
; CHECK-LABEL: lsr_i8_6:
; CHECK: swap r24
; CHECK-NEXT: andi r24, 15
; CHECK-NEXT: lsr r24
; CHECK-NEXT: lsr r24
%res = lshr i8 %a, 6
ret i8 %res
}
define i8 @lsl_i8_7(i8 %a) {
; CHECK-LABEL: lsl_i8_7
; CHECK: ror r24
; CHECK-NEXT: clr r24
; CHECK-NEXT: ror r24
%result = shl i8 %a, 7
ret i8 %result
}
define i8 @lsr_i8_7(i8 %a) {
; CHECK-LABEL: lsr_i8_7
; CHECK: rol r24
; CHECK-NEXT: clr r24
; CHECK-NEXT: rol r24
%result = lshr i8 %a, 7
ret i8 %result
}
define i8 @asr_i8_7(i8 %a) {
; CHECK-LABEL: asr_i8_7
; CHECK: lsl r24
; CHECK-NEXT: sbc r24, r24
%result = ashr i8 %a, 7
ret i8 %result
}
define i16 @lsl_i16_5(i16 %a) {
; CHECK-LABEL: lsl_i16_5
; CHECK: swap r25
; CHECK-NEXT: swap r24
; CHECK-NEXT: andi r25, 240
; CHECK-NEXT: eor r25, r24
; CHECK-NEXT: andi r24, 240
; CHECK-NEXT: eor r25, r24
; CHECK-NEXT: lsl r24
; CHECK-NEXT: rol r25
; CHECK-NEXT: ret
%result = shl i16 %a, 5
ret i16 %result
}
define i16 @lsl_i16_6(i16 %a, i16 %b, i16 %c, i16 %d, i16 %e, i16 %f) {
; CHECK-LABEL: lsl_i16_6
; CHECK: mov r24, r14
; CHECK-NEXT: mov r25, r15
; CHECK-NEXT: swap r25
; CHECK-NEXT: swap r24
; CHECK-NEXT: andi r25, 240
; CHECK-NEXT: eor r25, r24
; CHECK-NEXT: andi r24, 240
; CHECK-NEXT: eor r25, r24
; CHECK-NEXT: lsl r24
; CHECK-NEXT: rol r25
; CHECK-NEXT: lsl r24
; CHECK-NEXT: rol r25
; CHECK-NEXT: ret
%result = shl i16 %f, 6
ret i16 %result
}
define i16 @lsl_i16_9(i16 %a) {
; CHECK-LABEL: lsl_i16_9
; CHECK: mov r25, r24
; CHECK-NEXT: clr r24
; CHECK-NEXT: lsl r24
; CHECK-NEXT: rol r25
; CHECK-NEXT: ret
%result = shl i16 %a, 9
ret i16 %result
}
define i16 @lsl_i16_13(i16 %a) {
; CHECK-LABEL: lsl_i16_13
; CHECK: mov r25, r24
; CHECK-NEXT: swap r25
; CHECK-NEXT: andi r25, 240
; CHECK-NEXT: clr r24
; CHECK-NEXT: lsl r24
; CHECK-NEXT: rol r25
; CHECK-NEXT: ret
%result = shl i16 %a, 13
ret i16 %result
}
define i16 @lsr_i16_5(i16 %a) {
; CHECK-LABEL: lsr_i16_5
; CHECK: swap r25
; CHECK-NEXT: swap r24
; CHECK-NEXT: andi r24, 15
; CHECK-NEXT: eor r24, r25
; CHECK-NEXT: andi r25, 15
; CHECK-NEXT: eor r24, r25
; CHECK-NEXT: lsr r25
; CHECK-NEXT: ror r24
; CHECK-NEXT: ret
%result = lshr i16 %a, 5
ret i16 %result
}
define i16 @lsr_i16_6(i16 %a, i16 %b, i16 %c, i16 %d, i16 %e, i16 %f) {
; CHECK-LABEL: lsr_i16_6
; CHECK: mov r24, r14
; CHECK-NEXT: mov r25, r15
; CHECK-NEXT: swap r25
; CHECK-NEXT: swap r24
; CHECK-NEXT: andi r24, 15
; CHECK-NEXT: eor r24, r25
; CHECK-NEXT: andi r25, 15
; CHECK-NEXT: eor r24, r25
; CHECK-NEXT: lsr r25
; CHECK-NEXT: ror r24
; CHECK-NEXT: lsr r25
; CHECK-NEXT: ror r24
; CHECK-NEXT: ret
%result = lshr i16 %f, 6
ret i16 %result
}
define i16 @lsr_i16_9(i16 %a) {
; CHECK-LABEL: lsr_i16_9
; CHECK: mov r24, r25
; CHECK-NEXT: clr r25
; CHECK-NEXT: lsr r25
; CHECK-NEXT: ror r24
; CHECK-NEXT: ret
%result = lshr i16 %a, 9
ret i16 %result
}
define i16 @lsr_i16_13(i16 %a) {
; CHECK-LABEL: lsr_i16_13
; CHECK: mov r24, r25
; CHECK-NEXT: swap r24
; CHECK-NEXT: andi r24, 15
; CHECK-NEXT: clr r25
; CHECK-NEXT: lsr r25
; CHECK-NEXT: ror r24
; CHECK-NEXT: ret
%result = lshr i16 %a, 13
ret i16 %result
}
define i16 @asr_i16_9(i16 %a) {
; CHECK-LABEL: asr_i16_9
; CHECK: mov r24, r25
; CHECK-NEXT: lsl r25
; CHECK-NEXT: sbc r25, r25
; CHECK-NEXT: asr r25
; CHECK-NEXT: ror r24
; CHECK-NEXT: ret
%result = ashr i16 %a, 9
ret i16 %result
}