mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-02-01 05:01:59 +01:00
5fc1e87953
This adds instruction selection support for G_UADDO on s32s and s64s. Also - Add an instruction selection test - Update the arm64-xaluo.ll test to show that we generate the correct assembly Differential Revision: https://reviews.llvm.org/D58734 llvm-svn: 356214
63 lines
2.1 KiB
YAML
63 lines
2.1 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -verify-machineinstrs -mtriple aarch64-unknown-uknown -global-isel -run-pass=instruction-select %s -o - | FileCheck %s
|
|
|
|
...
|
|
---
|
|
name: uaddo_s32
|
|
alignment: 2
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.1.entry:
|
|
liveins: $w0, $w1, $x2
|
|
|
|
; CHECK-LABEL: name: uaddo_s32
|
|
; CHECK: liveins: $w0, $w1, $x2
|
|
; CHECK: [[COPY:%[0-9]+]]:gpr32 = COPY $w0
|
|
; CHECK: [[COPY1:%[0-9]+]]:gpr32 = COPY $w1
|
|
; CHECK: [[ADDSWrr:%[0-9]+]]:gpr32 = ADDSWrr [[COPY]], [[COPY1]], implicit-def $nzcv
|
|
; CHECK: [[CSINCWr:%[0-9]+]]:gpr32 = CSINCWr $wzr, $wzr, 3, implicit $nzcv
|
|
; CHECK: [[UBFMWri:%[0-9]+]]:gpr32 = UBFMWri [[CSINCWr]], 0, 0
|
|
; CHECK: [[UBFMWri1:%[0-9]+]]:gpr32 = UBFMWri [[UBFMWri]], 0, 7
|
|
; CHECK: $w0 = COPY [[UBFMWri1]]
|
|
; CHECK: RET_ReallyLR implicit $w0
|
|
%0:gpr(s32) = COPY $w0
|
|
%1:gpr(s32) = COPY $w1
|
|
%3:gpr(s32), %4:gpr(s1) = G_UADDO %0, %1
|
|
%5:gpr(s8) = G_ZEXT %4(s1)
|
|
%6:gpr(s32) = G_ZEXT %5(s8)
|
|
$w0 = COPY %6(s32)
|
|
RET_ReallyLR implicit $w0
|
|
|
|
...
|
|
---
|
|
name: uaddo_s64
|
|
alignment: 2
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.1.entry:
|
|
liveins: $x0, $x1, $x2
|
|
|
|
; CHECK-LABEL: name: uaddo_s64
|
|
; CHECK: liveins: $x0, $x1, $x2
|
|
; CHECK: [[COPY:%[0-9]+]]:gpr64 = COPY $x0
|
|
; CHECK: [[COPY1:%[0-9]+]]:gpr64 = COPY $x1
|
|
; CHECK: [[ADDSXrr:%[0-9]+]]:gpr64 = ADDSXrr [[COPY]], [[COPY1]], implicit-def $nzcv
|
|
; CHECK: [[CSINCWr:%[0-9]+]]:gpr32 = CSINCWr $wzr, $wzr, 3, implicit $nzcv
|
|
; CHECK: [[UBFMWri:%[0-9]+]]:gpr32 = UBFMWri [[CSINCWr]], 0, 0
|
|
; CHECK: [[UBFMWri1:%[0-9]+]]:gpr32 = UBFMWri [[UBFMWri]], 0, 7
|
|
; CHECK: $w0 = COPY [[UBFMWri1]]
|
|
; CHECK: RET_ReallyLR implicit $w0
|
|
%0:gpr(s64) = COPY $x0
|
|
%1:gpr(s64) = COPY $x1
|
|
%3:gpr(s64), %4:gpr(s1) = G_UADDO %0, %1
|
|
%5:gpr(s8) = G_ZEXT %4(s1)
|
|
%6:gpr(s32) = G_ZEXT %5(s8)
|
|
$w0 = COPY %6(s32)
|
|
RET_ReallyLR implicit $w0
|
|
|
|
...
|