1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 20:43:44 +02:00
llvm-mirror/test/CodeGen
Preston Gurd 66b9c4fcf9 Bypass Slow Divides
* Only apply divide bypass optimization when not optimizing for size. 
* Fixed bug caused by constant for 0 value of type Int32,
  used dividend type to generate the constant instead.
* For atom x86-64 apply the divide bypass to use 16-bit divides instead of
  64-bit divides when operand values are small enough.
* Added lit tests for 64-bit divide bypass.

Patch by Tyler Nowicki!

llvm-svn: 176442
2013-03-04 18:13:57 +00:00
..
AArch64 AArch64: be more careful resorting to inefficient addressing for weak vars. 2013-02-28 14:36:31 +00:00
ARM ARM NEON: Fix v2f32 float intrinsics 2013-03-02 19:38:33 +00:00
CPP
Generic For inline asm: 2013-01-11 18:12:39 +00:00
Hexagon Hexagon: Add constant extender support framework. 2013-03-01 17:37:13 +00:00
MBlaze
Mips [mips] Fix inefficient code generation. 2013-03-01 21:52:08 +00:00
MSP430
NVPTX [NVPTX] Disable vector registers 2013-02-12 14:18:49 +00:00
PowerPC Fix PR15332 (patch by Florian Zeitz). 2013-02-26 21:28:57 +00:00
R600 R600/SI: fix sampler tests after fixing wait insertions 2013-03-01 17:39:05 +00:00
SI Add R600 backend 2012-12-11 21:25:42 +00:00
SPARC
Thumb Revert "Rewrite a test to count emitted instructions without using -stats" 2013-03-02 00:53:20 +00:00
Thumb2 ARM: Creating a vector from a lane of another. 2013-03-02 20:16:24 +00:00
X86 Bypass Slow Divides 2013-03-04 18:13:57 +00:00
XCore