1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-23 13:02:52 +02:00
llvm-mirror/test/CodeGen/X86/fast-isel-stackcheck.ll
Tim Shen 3a75cd4bf9 [SSP, 2/2] Create llvm.stackguard() intrinsic and lower it to LOAD_STACK_GUARD
With this change, ideally IR pass can always generate llvm.stackguard
call to get the stack guard; but for now there are still IR form stack
guard customizations around (see getIRStackGuard()). Future SSP
customization should go through LOAD_STACK_GUARD.

There is a behavior change: stack guard values are not CSEed anymore,
since we should never reuse the value in case that it has been spilled (and
corrupted). See ssp-guard-spill.ll. This also cause the change of stack
size and codegen in X86 and AArch64 test cases.

Ideally we'd like to know if the guard created in llvm.stackprotector() gets
spilled or not. If the value is spilled, discard the value and reload
stack guard; otherwise reuse the value. This can be done by teaching
register allocator to know how to rematerialize LOAD_STACK_GUARD and
force a rematerialization (which seems hard), or check for spilling in
expandPostRAPseudo. It only makes sense when the stack guard is a global
variable, which requires more instructions to load. Anyway, this seems to go out
of the scope of the current patch.

llvm-svn: 266806
2016-04-19 19:40:37 +00:00

47 lines
1.2 KiB
LLVM

; RUN: llc -o - %s | FileCheck %s
target datalayout = "e-m:o-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-apple-macosx"
; selectiondag stack protector uses a GuardReg which the fast-isel stack
; protection code did not but the state was not reset properly.
; The optnone attribute on @bar forces fast-isel.
; CHECK-LABEL: foo:
; CHECK: movq ___stack_chk_guard@GOTPCREL(%rip), %rax
; CHECK: movq ___stack_chk_guard@GOTPCREL(%rip), %rax
define void @foo() #0 {
entry:
%_tags = alloca [3 x i32], align 4
ret void
}
; CHECK-LABEL: bar:
; CHECK: movq ___stack_chk_guard@GOTPCREL(%rip), %{{r.x}}
; CHECK-DAG: movq ___stack_chk_guard@GOTPCREL(%rip), %[[GUARD:r.x]]
; CHECK-DAG: movq {{[0-9]+}}(%rsp), %[[CANARY:r.x]]
; CHECK: subq %[[CANARY]], %[[GUARD]]
define void @bar() #1 {
entry:
%vt = alloca [2 x double], align 16
br i1 undef, label %cleanup.4091, label %for.cond.3850
unreachable:
unreachable
for.cond.3850:
br i1 undef, label %land.rhs.3853, label %land.end.3857
land.rhs.3853:
br label %land.end.3857
land.end.3857:
%0 = phi i1 [ false, %for.cond.3850 ], [ false, %land.rhs.3853 ]
br i1 %0, label %unreachable, label %unreachable
cleanup.4091:
ret void
}
attributes #0 = { ssp }
attributes #1 = { noinline optnone ssp }