mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-01 00:12:50 +01:00
97f47c37b6
This is just the fallback tie-breaker ordering, the main allocation order is still descending size. Patch by Shamil Kurmangaleev! llvm-svn: 153904
31 lines
1.7 KiB
LLVM
31 lines
1.7 KiB
LLVM
; RUN: llc < %s -mtriple=i686-linux -x86-asm-syntax=att | FileCheck %s -check-prefix=ATT
|
|
; RUN: llc < %s -mtriple=i686-linux -x86-asm-syntax=intel | FileCheck %s -check-prefix=INTEL
|
|
|
|
target datalayout = "e-p:32:32"
|
|
%struct.Macroblock = type { i32, i32, i32, i32, i32, [8 x i32], %struct.Macroblock*, %struct.Macroblock*, i32, [2 x [4 x [4 x [2 x i32]]]], [16 x i8], [16 x i8], i32, i64, [4 x i32], [4 x i32], i64, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i16, double, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
|
|
|
|
define internal fastcc i32 @dct_chroma(i32 %uv, i32 %cr_cbp) nounwind {
|
|
cond_true2732.preheader: ; preds = %entry
|
|
%tmp2666 = getelementptr %struct.Macroblock* null, i32 0, i32 13 ; <i64*> [#uses=2]
|
|
%tmp2674 = trunc i32 0 to i8 ; <i8> [#uses=1]
|
|
%tmp2667.us.us = load i64* %tmp2666 ; <i64> [#uses=1]
|
|
%tmp2670.us.us = load i64* null ; <i64> [#uses=1]
|
|
%shift.upgrd.1 = zext i8 %tmp2674 to i64 ; <i64> [#uses=1]
|
|
%tmp2675.us.us = shl i64 %tmp2670.us.us, %shift.upgrd.1 ; <i64> [#uses=1]
|
|
%tmp2675not.us.us = xor i64 %tmp2675.us.us, -1 ; <i64> [#uses=1]
|
|
%tmp2676.us.us = and i64 %tmp2667.us.us, %tmp2675not.us.us ; <i64> [#uses=1]
|
|
store i64 %tmp2676.us.us, i64* %tmp2666
|
|
ret i32 0
|
|
|
|
; INTEL: and {{E..}}, DWORD PTR [360]
|
|
; INTEL: and DWORD PTR [356], {{E..}}
|
|
; FIXME: mov DWORD PTR [360], {{E..}}
|
|
; The above line comes out as 'mov 360, EAX', but when the register is ECX it works?
|
|
|
|
; ATT: andl 360, %{{e..}}
|
|
; ATT: andl %{{e..}}, 356
|
|
; ATT: movl %{{e..}}, 360
|
|
|
|
}
|
|
|