mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 04:22:57 +02:00
61 lines
1.8 KiB
C++
61 lines
1.8 KiB
C++
//===-- SparcMCTargetDesc.h - Sparc Target Descriptions ---------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file provides Sparc specific target descriptions.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_SPARC_MCTARGETDESC_SPARCMCTARGETDESC_H
|
|
#define LLVM_LIB_TARGET_SPARC_MCTARGETDESC_SPARCMCTARGETDESC_H
|
|
|
|
#include "llvm/Support/DataTypes.h"
|
|
|
|
namespace llvm {
|
|
class MCAsmBackend;
|
|
class MCCodeEmitter;
|
|
class MCContext;
|
|
class MCInstrInfo;
|
|
class MCObjectWriter;
|
|
class MCRegisterInfo;
|
|
class MCSubtargetInfo;
|
|
class Target;
|
|
class StringRef;
|
|
class raw_pwrite_stream;
|
|
class raw_ostream;
|
|
|
|
extern Target TheSparcTarget;
|
|
extern Target TheSparcV9Target;
|
|
|
|
MCCodeEmitter *createSparcMCCodeEmitter(const MCInstrInfo &MCII,
|
|
const MCRegisterInfo &MRI,
|
|
MCContext &Ctx);
|
|
MCAsmBackend *createSparcAsmBackend(const Target &T,
|
|
const MCRegisterInfo &MRI,
|
|
StringRef TT,
|
|
StringRef CPU);
|
|
MCObjectWriter *createSparcELFObjectWriter(raw_pwrite_stream &OS, bool Is64Bit,
|
|
uint8_t OSABI);
|
|
} // End llvm namespace
|
|
|
|
// Defines symbolic names for Sparc registers. This defines a mapping from
|
|
// register name to register number.
|
|
//
|
|
#define GET_REGINFO_ENUM
|
|
#include "SparcGenRegisterInfo.inc"
|
|
|
|
// Defines symbolic names for the Sparc instructions.
|
|
//
|
|
#define GET_INSTRINFO_ENUM
|
|
#include "SparcGenInstrInfo.inc"
|
|
|
|
#define GET_SUBTARGETINFO_ENUM
|
|
#include "SparcGenSubtargetInfo.inc"
|
|
|
|
#endif
|