mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 20:43:44 +02:00
68e7702970
This reverts commit r210029. It was not correctly handling cases where LHS and RHS had multiple but different sign bits. llvm-svn: 210048
1238 lines
32 KiB
LLVM
1238 lines
32 KiB
LLVM
; This test makes sure that these instructions are properly eliminated.
|
|
; PR1822
|
|
|
|
; RUN: opt < %s -instcombine -S | FileCheck %s
|
|
|
|
define i32 @test1(i32 %A, i32 %B) {
|
|
%C = select i1 false, i32 %A, i32 %B
|
|
ret i32 %C
|
|
; CHECK-LABEL: @test1(
|
|
; CHECK: ret i32 %B
|
|
}
|
|
|
|
define i32 @test2(i32 %A, i32 %B) {
|
|
%C = select i1 true, i32 %A, i32 %B
|
|
ret i32 %C
|
|
; CHECK-LABEL: @test2(
|
|
; CHECK: ret i32 %A
|
|
}
|
|
|
|
|
|
define i32 @test3(i1 %C, i32 %I) {
|
|
; V = I
|
|
%V = select i1 %C, i32 %I, i32 %I
|
|
ret i32 %V
|
|
; CHECK-LABEL: @test3(
|
|
; CHECK: ret i32 %I
|
|
}
|
|
|
|
define i1 @test4(i1 %C) {
|
|
; V = C
|
|
%V = select i1 %C, i1 true, i1 false
|
|
ret i1 %V
|
|
; CHECK-LABEL: @test4(
|
|
; CHECK: ret i1 %C
|
|
}
|
|
|
|
define i1 @test5(i1 %C) {
|
|
; V = !C
|
|
%V = select i1 %C, i1 false, i1 true
|
|
ret i1 %V
|
|
; CHECK-LABEL: @test5(
|
|
; CHECK: xor i1 %C, true
|
|
; CHECK: ret i1
|
|
}
|
|
|
|
define i32 @test6(i1 %C) {
|
|
; V = cast C to int
|
|
%V = select i1 %C, i32 1, i32 0
|
|
ret i32 %V
|
|
; CHECK-LABEL: @test6(
|
|
; CHECK: %V = zext i1 %C to i32
|
|
; CHECK: ret i32 %V
|
|
}
|
|
|
|
define i1 @test7(i1 %C, i1 %X) {
|
|
; R = or C, X
|
|
%R = select i1 %C, i1 true, i1 %X
|
|
ret i1 %R
|
|
; CHECK-LABEL: @test7(
|
|
; CHECK: %R = or i1 %C, %X
|
|
; CHECK: ret i1 %R
|
|
}
|
|
|
|
define i1 @test8(i1 %C, i1 %X) {
|
|
; R = and C, X
|
|
%R = select i1 %C, i1 %X, i1 false
|
|
ret i1 %R
|
|
; CHECK-LABEL: @test8(
|
|
; CHECK: %R = and i1 %C, %X
|
|
; CHECK: ret i1 %R
|
|
}
|
|
|
|
define i1 @test9(i1 %C, i1 %X) {
|
|
; R = and !C, X
|
|
%R = select i1 %C, i1 false, i1 %X
|
|
ret i1 %R
|
|
; CHECK-LABEL: @test9(
|
|
; CHECK: xor i1 %C, true
|
|
; CHECK: %R = and i1
|
|
; CHECK: ret i1 %R
|
|
}
|
|
|
|
define i1 @test10(i1 %C, i1 %X) {
|
|
; R = or !C, X
|
|
%R = select i1 %C, i1 %X, i1 true
|
|
ret i1 %R
|
|
; CHECK-LABEL: @test10(
|
|
; CHECK: xor i1 %C, true
|
|
; CHECK: %R = or i1
|
|
; CHECK: ret i1 %R
|
|
}
|
|
|
|
define i32 @test11(i32 %a) {
|
|
%C = icmp eq i32 %a, 0
|
|
%R = select i1 %C, i32 0, i32 1
|
|
ret i32 %R
|
|
; CHECK-LABEL: @test11(
|
|
; CHECK: icmp ne i32 %a, 0
|
|
; CHECK: %R = zext i1
|
|
; CHECK: ret i32 %R
|
|
}
|
|
|
|
define i32 @test12(i1 %cond, i32 %a) {
|
|
%b = or i32 %a, 1
|
|
%c = select i1 %cond, i32 %b, i32 %a
|
|
ret i32 %c
|
|
; CHECK-LABEL: @test12(
|
|
; CHECK: %b = zext i1 %cond to i32
|
|
; CHECK: %c = or i32 %b, %a
|
|
; CHECK: ret i32 %c
|
|
}
|
|
|
|
define i32 @test12a(i1 %cond, i32 %a) {
|
|
%b = ashr i32 %a, 1
|
|
%c = select i1 %cond, i32 %b, i32 %a
|
|
ret i32 %c
|
|
; CHECK-LABEL: @test12a(
|
|
; CHECK: %b = zext i1 %cond to i32
|
|
; CHECK: %c = ashr i32 %a, %b
|
|
; CHECK: ret i32 %c
|
|
}
|
|
|
|
define i32 @test12b(i1 %cond, i32 %a) {
|
|
%b = ashr i32 %a, 1
|
|
%c = select i1 %cond, i32 %a, i32 %b
|
|
ret i32 %c
|
|
; CHECK-LABEL: @test12b(
|
|
; CHECK: zext i1 %cond to i32
|
|
; CHECK: %b = xor i32
|
|
; CHECK: %c = ashr i32 %a, %b
|
|
; CHECK: ret i32 %c
|
|
}
|
|
|
|
define i32 @test13(i32 %a, i32 %b) {
|
|
%C = icmp eq i32 %a, %b
|
|
%V = select i1 %C, i32 %a, i32 %b
|
|
ret i32 %V
|
|
; CHECK-LABEL: @test13(
|
|
; CHECK: ret i32 %b
|
|
}
|
|
|
|
define i32 @test13a(i32 %a, i32 %b) {
|
|
%C = icmp ne i32 %a, %b
|
|
%V = select i1 %C, i32 %a, i32 %b
|
|
ret i32 %V
|
|
; CHECK-LABEL: @test13a(
|
|
; CHECK: ret i32 %a
|
|
}
|
|
|
|
define i32 @test13b(i32 %a, i32 %b) {
|
|
%C = icmp eq i32 %a, %b
|
|
%V = select i1 %C, i32 %b, i32 %a
|
|
ret i32 %V
|
|
; CHECK-LABEL: @test13b(
|
|
; CHECK: ret i32 %a
|
|
}
|
|
|
|
define i1 @test14a(i1 %C, i32 %X) {
|
|
%V = select i1 %C, i32 %X, i32 0
|
|
; (X < 1) | !C
|
|
%R = icmp slt i32 %V, 1
|
|
ret i1 %R
|
|
; CHECK-LABEL: @test14a(
|
|
; CHECK: icmp slt i32 %X, 1
|
|
; CHECK: xor i1 %C, true
|
|
; CHECK: or i1
|
|
; CHECK: ret i1 %R
|
|
}
|
|
|
|
define i1 @test14b(i1 %C, i32 %X) {
|
|
%V = select i1 %C, i32 0, i32 %X
|
|
; (X < 1) | C
|
|
%R = icmp slt i32 %V, 1
|
|
ret i1 %R
|
|
; CHECK-LABEL: @test14b(
|
|
; CHECK: icmp slt i32 %X, 1
|
|
; CHECK: or i1
|
|
; CHECK: ret i1 %R
|
|
}
|
|
|
|
;; Code sequence for (X & 16) ? 16 : 0
|
|
define i32 @test15a(i32 %X) {
|
|
%t1 = and i32 %X, 16
|
|
%t2 = icmp eq i32 %t1, 0
|
|
%t3 = select i1 %t2, i32 0, i32 16
|
|
ret i32 %t3
|
|
; CHECK-LABEL: @test15a(
|
|
; CHECK: %t1 = and i32 %X, 16
|
|
; CHECK: ret i32 %t1
|
|
}
|
|
|
|
;; Code sequence for (X & 32) ? 0 : 24
|
|
define i32 @test15b(i32 %X) {
|
|
%t1 = and i32 %X, 32
|
|
%t2 = icmp eq i32 %t1, 0
|
|
%t3 = select i1 %t2, i32 32, i32 0
|
|
ret i32 %t3
|
|
; CHECK-LABEL: @test15b(
|
|
; CHECK: %t1 = and i32 %X, 32
|
|
; CHECK: xor i32 %t1, 32
|
|
; CHECK: ret i32
|
|
}
|
|
|
|
;; Alternate code sequence for (X & 16) ? 16 : 0
|
|
define i32 @test15c(i32 %X) {
|
|
%t1 = and i32 %X, 16
|
|
%t2 = icmp eq i32 %t1, 16
|
|
%t3 = select i1 %t2, i32 16, i32 0
|
|
ret i32 %t3
|
|
; CHECK-LABEL: @test15c(
|
|
; CHECK: %t1 = and i32 %X, 16
|
|
; CHECK: ret i32 %t1
|
|
}
|
|
|
|
;; Alternate code sequence for (X & 16) ? 16 : 0
|
|
define i32 @test15d(i32 %X) {
|
|
%t1 = and i32 %X, 16
|
|
%t2 = icmp ne i32 %t1, 0
|
|
%t3 = select i1 %t2, i32 16, i32 0
|
|
ret i32 %t3
|
|
; CHECK-LABEL: @test15d(
|
|
; CHECK: %t1 = and i32 %X, 16
|
|
; CHECK: ret i32 %t1
|
|
}
|
|
|
|
;; (a & 128) ? 256 : 0
|
|
define i32 @test15e(i32 %X) {
|
|
%t1 = and i32 %X, 128
|
|
%t2 = icmp ne i32 %t1, 0
|
|
%t3 = select i1 %t2, i32 256, i32 0
|
|
ret i32 %t3
|
|
; CHECK-LABEL: @test15e(
|
|
; CHECK: %t1 = shl i32 %X, 1
|
|
; CHECK: and i32 %t1, 256
|
|
; CHECK: ret i32
|
|
}
|
|
|
|
;; (a & 128) ? 0 : 256
|
|
define i32 @test15f(i32 %X) {
|
|
%t1 = and i32 %X, 128
|
|
%t2 = icmp ne i32 %t1, 0
|
|
%t3 = select i1 %t2, i32 0, i32 256
|
|
ret i32 %t3
|
|
; CHECK-LABEL: @test15f(
|
|
; CHECK: %t1 = shl i32 %X, 1
|
|
; CHECK: and i32 %t1, 256
|
|
; CHECK: xor i32 %{{.*}}, 256
|
|
; CHECK: ret i32
|
|
}
|
|
|
|
;; (a & 8) ? -1 : -9
|
|
define i32 @test15g(i32 %X) {
|
|
%t1 = and i32 %X, 8
|
|
%t2 = icmp ne i32 %t1, 0
|
|
%t3 = select i1 %t2, i32 -1, i32 -9
|
|
ret i32 %t3
|
|
; CHECK-LABEL: @test15g(
|
|
; CHECK-NEXT: %1 = or i32 %X, -9
|
|
; CHECK-NEXT: ret i32 %1
|
|
}
|
|
|
|
;; (a & 8) ? -9 : -1
|
|
define i32 @test15h(i32 %X) {
|
|
%t1 = and i32 %X, 8
|
|
%t2 = icmp ne i32 %t1, 0
|
|
%t3 = select i1 %t2, i32 -9, i32 -1
|
|
ret i32 %t3
|
|
; CHECK-LABEL: @test15h(
|
|
; CHECK-NEXT: %1 = or i32 %X, -9
|
|
; CHECK-NEXT: %2 = xor i32 %1, 8
|
|
; CHECK-NEXT: ret i32 %2
|
|
}
|
|
|
|
;; (a & 2) ? 577 : 1089
|
|
define i32 @test15i(i32 %X) {
|
|
%t1 = and i32 %X, 2
|
|
%t2 = icmp ne i32 %t1, 0
|
|
%t3 = select i1 %t2, i32 577, i32 1089
|
|
ret i32 %t3
|
|
; CHECK-LABEL: @test15i(
|
|
; CHECK-NEXT: %t1 = shl i32 %X, 8
|
|
; CHECK-NEXT: %1 = and i32 %t1, 512
|
|
; CHECK-NEXT: %2 = xor i32 %1, 512
|
|
; CHECK-NEXT: %3 = add i32 %2, 577
|
|
; CHECK-NEXT: ret i32 %3
|
|
}
|
|
|
|
;; (a & 2) ? 1089 : 577
|
|
define i32 @test15j(i32 %X) {
|
|
%t1 = and i32 %X, 2
|
|
%t2 = icmp ne i32 %t1, 0
|
|
%t3 = select i1 %t2, i32 1089, i32 577
|
|
ret i32 %t3
|
|
; CHECK-LABEL: @test15j(
|
|
; CHECK-NEXT: %t1 = shl i32 %X, 8
|
|
; CHECK-NEXT: %1 = and i32 %t1, 512
|
|
; CHECK-NEXT: %2 = add i32 %1, 577
|
|
; CHECK-NEXT: ret i32 %2
|
|
}
|
|
|
|
define i32 @test16(i1 %C, i32* %P) {
|
|
%P2 = select i1 %C, i32* %P, i32* null
|
|
%V = load i32* %P2
|
|
ret i32 %V
|
|
; CHECK-LABEL: @test16(
|
|
; CHECK-NEXT: %V = load i32* %P
|
|
; CHECK: ret i32 %V
|
|
}
|
|
|
|
define i1 @test17(i32* %X, i1 %C) {
|
|
%R = select i1 %C, i32* %X, i32* null
|
|
%RV = icmp eq i32* %R, null
|
|
ret i1 %RV
|
|
; CHECK-LABEL: @test17(
|
|
; CHECK: icmp eq i32* %X, null
|
|
; CHECK: xor i1 %C, true
|
|
; CHECK: %RV = or i1
|
|
; CHECK: ret i1 %RV
|
|
}
|
|
|
|
define i32 @test18(i32 %X, i32 %Y, i1 %C) {
|
|
%R = select i1 %C, i32 %X, i32 0
|
|
%V = sdiv i32 %Y, %R
|
|
ret i32 %V
|
|
; CHECK-LABEL: @test18(
|
|
; CHECK: %V = sdiv i32 %Y, %X
|
|
; CHECK: ret i32 %V
|
|
}
|
|
|
|
define i32 @test19(i32 %x) {
|
|
%tmp = icmp ugt i32 %x, 2147483647
|
|
%retval = select i1 %tmp, i32 -1, i32 0
|
|
ret i32 %retval
|
|
; CHECK-LABEL: @test19(
|
|
; CHECK-NEXT: ashr i32 %x, 31
|
|
; CHECK-NEXT: ret i32
|
|
}
|
|
|
|
define i32 @test20(i32 %x) {
|
|
%tmp = icmp slt i32 %x, 0
|
|
%retval = select i1 %tmp, i32 -1, i32 0
|
|
ret i32 %retval
|
|
; CHECK-LABEL: @test20(
|
|
; CHECK-NEXT: ashr i32 %x, 31
|
|
; CHECK-NEXT: ret i32
|
|
}
|
|
|
|
define i64 @test21(i32 %x) {
|
|
%tmp = icmp slt i32 %x, 0
|
|
%retval = select i1 %tmp, i64 -1, i64 0
|
|
ret i64 %retval
|
|
; CHECK-LABEL: @test21(
|
|
; CHECK-NEXT: ashr i32 %x, 31
|
|
; CHECK-NEXT: sext i32
|
|
; CHECK-NEXT: ret i64
|
|
}
|
|
|
|
define i16 @test22(i32 %x) {
|
|
%tmp = icmp slt i32 %x, 0
|
|
%retval = select i1 %tmp, i16 -1, i16 0
|
|
ret i16 %retval
|
|
; CHECK-LABEL: @test22(
|
|
; CHECK-NEXT: ashr i32 %x, 31
|
|
; CHECK-NEXT: trunc i32
|
|
; CHECK-NEXT: ret i16
|
|
}
|
|
|
|
define i1 @test23(i1 %a, i1 %b) {
|
|
%c = select i1 %a, i1 %b, i1 %a
|
|
ret i1 %c
|
|
; CHECK-LABEL: @test23(
|
|
; CHECK-NEXT: %c = and i1 %a, %b
|
|
; CHECK-NEXT: ret i1 %c
|
|
}
|
|
|
|
define i1 @test24(i1 %a, i1 %b) {
|
|
%c = select i1 %a, i1 %a, i1 %b
|
|
ret i1 %c
|
|
; CHECK-LABEL: @test24(
|
|
; CHECK-NEXT: %c = or i1 %a, %b
|
|
; CHECK-NEXT: ret i1 %c
|
|
}
|
|
|
|
define i32 @test25(i1 %c) {
|
|
entry:
|
|
br i1 %c, label %jump, label %ret
|
|
jump:
|
|
br label %ret
|
|
ret:
|
|
%a = phi i1 [true, %jump], [false, %entry]
|
|
%b = select i1 %a, i32 10, i32 20
|
|
ret i32 %b
|
|
; CHECK-LABEL: @test25(
|
|
; CHECK: %a = phi i32 [ 10, %jump ], [ 20, %entry ]
|
|
; CHECK-NEXT: ret i32 %a
|
|
}
|
|
|
|
define i32 @test26(i1 %cond) {
|
|
entry:
|
|
br i1 %cond, label %jump, label %ret
|
|
jump:
|
|
%c = or i1 false, false
|
|
br label %ret
|
|
ret:
|
|
%a = phi i1 [true, %jump], [%c, %entry]
|
|
%b = select i1 %a, i32 10, i32 20
|
|
ret i32 %b
|
|
; CHECK-LABEL: @test26(
|
|
; CHECK: %a = phi i32 [ 10, %jump ], [ 20, %entry ]
|
|
; CHECK-NEXT: ret i32 %a
|
|
}
|
|
|
|
define i32 @test27(i1 %c, i32 %A, i32 %B) {
|
|
entry:
|
|
br i1 %c, label %jump, label %ret
|
|
jump:
|
|
br label %ret
|
|
ret:
|
|
%a = phi i1 [true, %jump], [false, %entry]
|
|
%b = select i1 %a, i32 %A, i32 %B
|
|
ret i32 %b
|
|
; CHECK-LABEL: @test27(
|
|
; CHECK: %a = phi i32 [ %A, %jump ], [ %B, %entry ]
|
|
; CHECK-NEXT: ret i32 %a
|
|
}
|
|
|
|
define i32 @test28(i1 %cond, i32 %A, i32 %B) {
|
|
entry:
|
|
br i1 %cond, label %jump, label %ret
|
|
jump:
|
|
br label %ret
|
|
ret:
|
|
%c = phi i32 [%A, %jump], [%B, %entry]
|
|
%a = phi i1 [true, %jump], [false, %entry]
|
|
%b = select i1 %a, i32 %A, i32 %c
|
|
ret i32 %b
|
|
; CHECK-LABEL: @test28(
|
|
; CHECK: %a = phi i32 [ %A, %jump ], [ %B, %entry ]
|
|
; CHECK-NEXT: ret i32 %a
|
|
}
|
|
|
|
define i32 @test29(i1 %cond, i32 %A, i32 %B) {
|
|
entry:
|
|
br i1 %cond, label %jump, label %ret
|
|
jump:
|
|
br label %ret
|
|
ret:
|
|
%c = phi i32 [%A, %jump], [%B, %entry]
|
|
%a = phi i1 [true, %jump], [false, %entry]
|
|
br label %next
|
|
|
|
next:
|
|
%b = select i1 %a, i32 %A, i32 %c
|
|
ret i32 %b
|
|
; CHECK-LABEL: @test29(
|
|
; CHECK: %a = phi i32 [ %A, %jump ], [ %B, %entry ]
|
|
; CHECK: ret i32 %a
|
|
}
|
|
|
|
|
|
; SMAX(SMAX(x, y), x) -> SMAX(x, y)
|
|
define i32 @test30(i32 %x, i32 %y) {
|
|
%cmp = icmp sgt i32 %x, %y
|
|
%cond = select i1 %cmp, i32 %x, i32 %y
|
|
|
|
%cmp5 = icmp sgt i32 %cond, %x
|
|
%retval = select i1 %cmp5, i32 %cond, i32 %x
|
|
ret i32 %retval
|
|
; CHECK-LABEL: @test30(
|
|
; CHECK: ret i32 %cond
|
|
}
|
|
|
|
; UMAX(UMAX(x, y), x) -> UMAX(x, y)
|
|
define i32 @test31(i32 %x, i32 %y) {
|
|
%cmp = icmp ugt i32 %x, %y
|
|
%cond = select i1 %cmp, i32 %x, i32 %y
|
|
%cmp5 = icmp ugt i32 %cond, %x
|
|
%retval = select i1 %cmp5, i32 %cond, i32 %x
|
|
ret i32 %retval
|
|
; CHECK-LABEL: @test31(
|
|
; CHECK: ret i32 %cond
|
|
}
|
|
|
|
; SMIN(SMIN(x, y), x) -> SMIN(x, y)
|
|
define i32 @test32(i32 %x, i32 %y) {
|
|
%cmp = icmp sgt i32 %x, %y
|
|
%cond = select i1 %cmp, i32 %y, i32 %x
|
|
%cmp5 = icmp sgt i32 %cond, %x
|
|
%retval = select i1 %cmp5, i32 %x, i32 %cond
|
|
ret i32 %retval
|
|
; CHECK-LABEL: @test32(
|
|
; CHECK: ret i32 %cond
|
|
}
|
|
|
|
; MAX(MIN(x, y), x) -> x
|
|
define i32 @test33(i32 %x, i32 %y) {
|
|
%cmp = icmp sgt i32 %x, %y
|
|
%cond = select i1 %cmp, i32 %y, i32 %x
|
|
%cmp5 = icmp sgt i32 %cond, %x
|
|
%retval = select i1 %cmp5, i32 %cond, i32 %x
|
|
ret i32 %retval
|
|
; CHECK-LABEL: @test33(
|
|
; CHECK: ret i32 %x
|
|
}
|
|
|
|
; MIN(MAX(x, y), x) -> x
|
|
define i32 @test34(i32 %x, i32 %y) {
|
|
%cmp = icmp sgt i32 %x, %y
|
|
%cond = select i1 %cmp, i32 %x, i32 %y
|
|
%cmp5 = icmp sgt i32 %cond, %x
|
|
%retval = select i1 %cmp5, i32 %x, i32 %cond
|
|
ret i32 %retval
|
|
; CHECK-LABEL: @test34(
|
|
; CHECK: ret i32 %x
|
|
}
|
|
|
|
define i32 @test35(i32 %x) {
|
|
%cmp = icmp sge i32 %x, 0
|
|
%cond = select i1 %cmp, i32 60, i32 100
|
|
ret i32 %cond
|
|
; CHECK-LABEL: @test35(
|
|
; CHECK: ashr i32 %x, 31
|
|
; CHECK: and i32 {{.*}}, 40
|
|
; CHECK: add i32 {{.*}}, 60
|
|
; CHECK: ret
|
|
}
|
|
|
|
define i32 @test36(i32 %x) {
|
|
%cmp = icmp slt i32 %x, 0
|
|
%cond = select i1 %cmp, i32 60, i32 100
|
|
ret i32 %cond
|
|
; CHECK-LABEL: @test36(
|
|
; CHECK: ashr i32 %x, 31
|
|
; CHECK: and i32 {{.*}}, -40
|
|
; CHECK: add i32 {{.*}}, 100
|
|
; CHECK: ret
|
|
}
|
|
|
|
define i32 @test37(i32 %x) {
|
|
%cmp = icmp sgt i32 %x, -1
|
|
%cond = select i1 %cmp, i32 1, i32 -1
|
|
ret i32 %cond
|
|
; CHECK-LABEL: @test37(
|
|
; CHECK: ashr i32 %x, 31
|
|
; CHECK: or i32 {{.*}}, 1
|
|
; CHECK: ret
|
|
}
|
|
|
|
define i1 @test38(i1 %cond) {
|
|
%zero = alloca i32
|
|
%one = alloca i32
|
|
%ptr = select i1 %cond, i32* %zero, i32* %one
|
|
%isnull = icmp eq i32* %ptr, null
|
|
ret i1 %isnull
|
|
; CHECK-LABEL: @test38(
|
|
; CHECK: ret i1 false
|
|
}
|
|
|
|
define i1 @test39(i1 %cond, double %x) {
|
|
%s = select i1 %cond, double %x, double 0x7FF0000000000000 ; RHS = +infty
|
|
%cmp = fcmp ule double %x, %s
|
|
ret i1 %cmp
|
|
; CHECK-LABEL: @test39(
|
|
; CHECK: ret i1 true
|
|
}
|
|
|
|
define i1 @test40(i1 %cond) {
|
|
%a = alloca i32
|
|
%b = alloca i32
|
|
%c = alloca i32
|
|
%s = select i1 %cond, i32* %a, i32* %b
|
|
%r = icmp eq i32* %s, %c
|
|
ret i1 %r
|
|
; CHECK-LABEL: @test40(
|
|
; CHECK: ret i1 false
|
|
}
|
|
|
|
define i32 @test41(i1 %cond, i32 %x, i32 %y) {
|
|
%z = and i32 %x, %y
|
|
%s = select i1 %cond, i32 %y, i32 %z
|
|
%r = and i32 %x, %s
|
|
ret i32 %r
|
|
; CHECK-LABEL: @test41(
|
|
; CHECK-NEXT: and i32 %x, %y
|
|
; CHECK-NEXT: ret i32
|
|
}
|
|
|
|
define i32 @test42(i32 %x, i32 %y) {
|
|
%b = add i32 %y, -1
|
|
%cond = icmp eq i32 %x, 0
|
|
%c = select i1 %cond, i32 %b, i32 %y
|
|
ret i32 %c
|
|
; CHECK-LABEL: @test42(
|
|
; CHECK-NEXT: %cond = icmp eq i32 %x, 0
|
|
; CHECK-NEXT: %b = sext i1 %cond to i32
|
|
; CHECK-NEXT: %c = add i32 %b, %y
|
|
; CHECK-NEXT: ret i32 %c
|
|
}
|
|
|
|
define i64 @test43(i32 %a) nounwind {
|
|
%a_ext = sext i32 %a to i64
|
|
%is_a_nonnegative = icmp sgt i32 %a, -1
|
|
%max = select i1 %is_a_nonnegative, i64 %a_ext, i64 0
|
|
ret i64 %max
|
|
; CHECK-LABEL: @test43(
|
|
; CHECK-NEXT: %a_ext = sext i32 %a to i64
|
|
; CHECK-NEXT: %is_a_nonnegative = icmp slt i64 %a_ext, 0
|
|
; CHECK-NEXT: %max = select i1 %is_a_nonnegative, i64 0, i64 %a_ext
|
|
; CHECK-NEXT: ret i64 %max
|
|
}
|
|
|
|
define i64 @test44(i32 %a) nounwind {
|
|
%a_ext = sext i32 %a to i64
|
|
%is_a_nonpositive = icmp slt i32 %a, 1
|
|
%min = select i1 %is_a_nonpositive, i64 %a_ext, i64 0
|
|
ret i64 %min
|
|
; CHECK-LABEL: @test44(
|
|
; CHECK-NEXT: %a_ext = sext i32 %a to i64
|
|
; CHECK-NEXT: %is_a_nonpositive = icmp sgt i64 %a_ext, 0
|
|
; CHECK-NEXT: %min = select i1 %is_a_nonpositive, i64 0, i64 %a_ext
|
|
; CHECK-NEXT: ret i64 %min
|
|
}
|
|
define i64 @test45(i32 %a) nounwind {
|
|
%a_ext = zext i32 %a to i64
|
|
%is_a_nonnegative = icmp ugt i32 %a, 2
|
|
%max = select i1 %is_a_nonnegative, i64 %a_ext, i64 3
|
|
ret i64 %max
|
|
; CHECK-LABEL: @test45(
|
|
; CHECK-NEXT: %a_ext = zext i32 %a to i64
|
|
; CHECK-NEXT: %is_a_nonnegative = icmp ult i64 %a_ext, 3
|
|
; CHECK-NEXT: %max = select i1 %is_a_nonnegative, i64 3, i64 %a_ext
|
|
; CHECK-NEXT: ret i64 %max
|
|
}
|
|
|
|
define i64 @test46(i32 %a) nounwind {
|
|
%a_ext = zext i32 %a to i64
|
|
%is_a_nonpositive = icmp ult i32 %a, 3
|
|
%min = select i1 %is_a_nonpositive, i64 %a_ext, i64 2
|
|
ret i64 %min
|
|
; CHECK-LABEL: @test46(
|
|
; CHECK-NEXT: %a_ext = zext i32 %a to i64
|
|
; CHECK-NEXT: %is_a_nonpositive = icmp ugt i64 %a_ext, 2
|
|
; CHECK-NEXT: %min = select i1 %is_a_nonpositive, i64 2, i64 %a_ext
|
|
; CHECK-NEXT: ret i64 %min
|
|
}
|
|
define i64 @test47(i32 %a) nounwind {
|
|
%a_ext = sext i32 %a to i64
|
|
%is_a_nonnegative = icmp ugt i32 %a, 2
|
|
%max = select i1 %is_a_nonnegative, i64 %a_ext, i64 3
|
|
ret i64 %max
|
|
; CHECK-LABEL: @test47(
|
|
; CHECK-NEXT: %a_ext = sext i32 %a to i64
|
|
; CHECK-NEXT: %is_a_nonnegative = icmp ult i64 %a_ext, 3
|
|
; CHECK-NEXT: %max = select i1 %is_a_nonnegative, i64 3, i64 %a_ext
|
|
; CHECK-NEXT: ret i64 %max
|
|
}
|
|
|
|
define i64 @test48(i32 %a) nounwind {
|
|
%a_ext = sext i32 %a to i64
|
|
%is_a_nonpositive = icmp ult i32 %a, 3
|
|
%min = select i1 %is_a_nonpositive, i64 %a_ext, i64 2
|
|
ret i64 %min
|
|
; CHECK-LABEL: @test48(
|
|
; CHECK-NEXT: %a_ext = sext i32 %a to i64
|
|
; CHECK-NEXT: %is_a_nonpositive = icmp ugt i64 %a_ext, 2
|
|
; CHECK-NEXT: %min = select i1 %is_a_nonpositive, i64 2, i64 %a_ext
|
|
; CHECK-NEXT: ret i64 %min
|
|
}
|
|
|
|
define i64 @test49(i32 %a) nounwind {
|
|
%a_ext = sext i32 %a to i64
|
|
%is_a_nonpositive = icmp ult i32 %a, 3
|
|
%min = select i1 %is_a_nonpositive, i64 2, i64 %a_ext
|
|
ret i64 %min
|
|
; CHECK-LABEL: @test49(
|
|
; CHECK-NEXT: %a_ext = sext i32 %a to i64
|
|
; CHECK-NEXT: %is_a_nonpositive = icmp ugt i64 %a_ext, 2
|
|
; CHECK-NEXT: %min = select i1 %is_a_nonpositive, i64 %a_ext, i64 2
|
|
; CHECK-NEXT: ret i64 %min
|
|
}
|
|
define i64 @test50(i32 %a) nounwind {
|
|
%is_a_nonpositive = icmp ult i32 %a, 3
|
|
%a_ext = sext i32 %a to i64
|
|
%min = select i1 %is_a_nonpositive, i64 2, i64 %a_ext
|
|
ret i64 %min
|
|
; CHECK-LABEL: @test50(
|
|
; CHECK-NEXT: %a_ext = sext i32 %a to i64
|
|
; CHECK-NEXT: %is_a_nonpositive = icmp ugt i64 %a_ext, 2
|
|
; CHECK-NEXT: %min = select i1 %is_a_nonpositive, i64 %a_ext, i64 2
|
|
; CHECK-NEXT: ret i64 %min
|
|
}
|
|
|
|
; PR8994
|
|
|
|
; This select instruction can't be eliminated because trying to do so would
|
|
; change the number of vector elements. This used to assert.
|
|
define i48 @test51(<3 x i1> %icmp, <3 x i16> %tmp) {
|
|
; CHECK-LABEL: @test51(
|
|
%select = select <3 x i1> %icmp, <3 x i16> zeroinitializer, <3 x i16> %tmp
|
|
; CHECK: select <3 x i1>
|
|
%tmp2 = bitcast <3 x i16> %select to i48
|
|
ret i48 %tmp2
|
|
}
|
|
|
|
; PR8575
|
|
|
|
define i32 @test52(i32 %n, i32 %m) nounwind {
|
|
; CHECK-LABEL: @test52(
|
|
%cmp = icmp sgt i32 %n, %m
|
|
%. = select i1 %cmp, i32 1, i32 3
|
|
%add = add nsw i32 %., 3
|
|
%storemerge = select i1 %cmp, i32 %., i32 %add
|
|
; CHECK: select i1 %cmp, i32 1, i32 6
|
|
ret i32 %storemerge
|
|
}
|
|
|
|
; PR9454
|
|
define i32 @test53(i32 %x) nounwind {
|
|
%and = and i32 %x, 2
|
|
%cmp = icmp eq i32 %and, %x
|
|
%sel = select i1 %cmp, i32 2, i32 1
|
|
ret i32 %sel
|
|
; CHECK-LABEL: @test53(
|
|
; CHECK: select i1 %cmp
|
|
; CHECK: ret
|
|
}
|
|
|
|
define i32 @test54(i32 %X, i32 %Y) {
|
|
%A = ashr exact i32 %X, %Y
|
|
%B = icmp eq i32 %A, 0
|
|
%C = select i1 %B, i32 %A, i32 1
|
|
ret i32 %C
|
|
; CHECK-LABEL: @test54(
|
|
; CHECK-NOT: ashr
|
|
; CHECK-NOT: select
|
|
; CHECK: icmp ne i32 %X, 0
|
|
; CHECK: zext
|
|
; CHECK: ret
|
|
}
|
|
|
|
define i1 @test55(i1 %X, i32 %Y, i32 %Z) {
|
|
%A = ashr exact i32 %Y, %Z
|
|
%B = select i1 %X, i32 %Y, i32 %A
|
|
%C = icmp eq i32 %B, 0
|
|
ret i1 %C
|
|
; CHECK-LABEL: @test55(
|
|
; CHECK-NOT: ashr
|
|
; CHECK-NOT: select
|
|
; CHECK: icmp eq
|
|
; CHECK: ret i1
|
|
}
|
|
|
|
define i32 @test56(i16 %x) nounwind {
|
|
%tobool = icmp eq i16 %x, 0
|
|
%conv = zext i16 %x to i32
|
|
%cond = select i1 %tobool, i32 0, i32 %conv
|
|
ret i32 %cond
|
|
; CHECK-LABEL: @test56(
|
|
; CHECK-NEXT: zext
|
|
; CHECK-NEXT: ret
|
|
}
|
|
|
|
define i32 @test57(i32 %x, i32 %y) nounwind {
|
|
%and = and i32 %x, %y
|
|
%tobool = icmp eq i32 %x, 0
|
|
%.and = select i1 %tobool, i32 0, i32 %and
|
|
ret i32 %.and
|
|
; CHECK-LABEL: @test57(
|
|
; CHECK-NEXT: and i32 %x, %y
|
|
; CHECK-NEXT: ret
|
|
}
|
|
|
|
define i32 @test58(i16 %x) nounwind {
|
|
%tobool = icmp ne i16 %x, 1
|
|
%conv = zext i16 %x to i32
|
|
%cond = select i1 %tobool, i32 %conv, i32 1
|
|
ret i32 %cond
|
|
; CHECK-LABEL: @test58(
|
|
; CHECK-NEXT: zext
|
|
; CHECK-NEXT: ret
|
|
}
|
|
|
|
define i32 @test59(i32 %x, i32 %y) nounwind {
|
|
%and = and i32 %x, %y
|
|
%tobool = icmp ne i32 %x, %y
|
|
%.and = select i1 %tobool, i32 %and, i32 %y
|
|
ret i32 %.and
|
|
; CHECK-LABEL: @test59(
|
|
; CHECK-NEXT: and i32 %x, %y
|
|
; CHECK-NEXT: ret
|
|
}
|
|
|
|
define i1 @test60(i32 %x, i1* %y) nounwind {
|
|
%cmp = icmp eq i32 %x, 0
|
|
%load = load i1* %y, align 1
|
|
%cmp1 = icmp slt i32 %x, 1
|
|
%sel = select i1 %cmp, i1 %load, i1 %cmp1
|
|
ret i1 %sel
|
|
; CHECK-LABEL: @test60(
|
|
; CHECK: select
|
|
}
|
|
|
|
@glbl = constant i32 10
|
|
define i32 @test61(i32* %ptr) {
|
|
%A = load i32* %ptr
|
|
%B = icmp eq i32* %ptr, @glbl
|
|
%C = select i1 %B, i32 %A, i32 10
|
|
ret i32 %C
|
|
; CHECK-LABEL: @test61(
|
|
; CHECK: ret i32 10
|
|
}
|
|
|
|
define i1 @test62(i1 %A, i1 %B) {
|
|
%not = xor i1 %A, true
|
|
%C = select i1 %A, i1 %not, i1 %B
|
|
ret i1 %C
|
|
; CHECK-LABEL: @test62(
|
|
; CHECK: %not = xor i1 %A, true
|
|
; CHECK: %C = and i1 %not, %B
|
|
; CHECK: ret i1 %C
|
|
}
|
|
|
|
define i1 @test63(i1 %A, i1 %B) {
|
|
%not = xor i1 %A, true
|
|
%C = select i1 %A, i1 %B, i1 %not
|
|
ret i1 %C
|
|
; CHECK-LABEL: @test63(
|
|
; CHECK: %not = xor i1 %A, true
|
|
; CHECK: %C = or i1 %B, %not
|
|
; CHECK: ret i1 %C
|
|
}
|
|
|
|
; PR14131
|
|
define void @test64(i32 %p, i16 %b) noreturn nounwind {
|
|
entry:
|
|
%p.addr.0.insert.mask = and i32 %p, -65536
|
|
%conv2 = and i32 %p, 65535
|
|
br i1 undef, label %lor.rhs, label %lor.end
|
|
|
|
lor.rhs:
|
|
%p.addr.0.extract.trunc = trunc i32 %p.addr.0.insert.mask to i16
|
|
%phitmp = zext i16 %p.addr.0.extract.trunc to i32
|
|
br label %lor.end
|
|
|
|
lor.end:
|
|
%t.1 = phi i32 [ 0, %entry ], [ %phitmp, %lor.rhs ]
|
|
%conv6 = zext i16 %b to i32
|
|
%div = udiv i32 %conv6, %t.1
|
|
%tobool8 = icmp eq i32 %div, 0
|
|
%cmp = icmp eq i32 %t.1, 0
|
|
%cmp12 = icmp ult i32 %conv2, 2
|
|
%cmp.sink = select i1 %tobool8, i1 %cmp12, i1 %cmp
|
|
br i1 %cmp.sink, label %cond.end17, label %cond.false16
|
|
|
|
cond.false16:
|
|
br label %cond.end17
|
|
|
|
cond.end17:
|
|
br label %while.body
|
|
|
|
while.body:
|
|
br label %while.body
|
|
; CHECK-LABEL: @test64(
|
|
; CHECK-NOT: select
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_eq_and_1_0_or_2(
|
|
; CHECK-NEXT: [[SHL:%[a-z0-9]+]] = shl i32 %x, 1
|
|
; CHECK-NEXT: [[AND:%[a-z0-9]+]] = and i32 [[SHL]], 2
|
|
; CHECK-NEXT: [[OR:%[a-z0-9]+]] = or i32 [[AND]], %y
|
|
; CHECK-NEXT: ret i32 [[OR]]
|
|
define i32 @select_icmp_eq_and_1_0_or_2(i32 %x, i32 %y) {
|
|
%and = and i32 %x, 1
|
|
%cmp = icmp eq i32 %and, 0
|
|
%or = or i32 %y, 2
|
|
%select = select i1 %cmp, i32 %y, i32 %or
|
|
ret i32 %select
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_eq_and_32_0_or_8(
|
|
; CHECK-NEXT: [[LSHR:%[a-z0-9]+]] = lshr i32 %x, 2
|
|
; CHECK-NEXT: [[AND:%[a-z0-9]+]] = and i32 [[LSHR]], 8
|
|
; CHECK-NEXT: [[OR:%[a-z0-9]+]] = or i32 [[AND]], %y
|
|
; CHECK-NEXT: ret i32 [[OR]]
|
|
define i32 @select_icmp_eq_and_32_0_or_8(i32 %x, i32 %y) {
|
|
%and = and i32 %x, 32
|
|
%cmp = icmp eq i32 %and, 0
|
|
%or = or i32 %y, 8
|
|
%select = select i1 %cmp, i32 %y, i32 %or
|
|
ret i32 %select
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_ne_0_and_4096_or_4096(
|
|
; CHECK-NEXT: [[AND:%[a-z0-9]+]] = and i32 %x, 4096
|
|
; CHECK-NEXT: [[XOR:%[a-z0-9]+]] = xor i32 [[AND]], 4096
|
|
; CHECK-NEXT: [[OR:%[a-z0-9]+]] = or i32 [[XOR]], %y
|
|
; CHECK-NEXT: ret i32 [[OR]]
|
|
define i32 @select_icmp_ne_0_and_4096_or_4096(i32 %x, i32 %y) {
|
|
%and = and i32 %x, 4096
|
|
%cmp = icmp ne i32 0, %and
|
|
%or = or i32 %y, 4096
|
|
%select = select i1 %cmp, i32 %y, i32 %or
|
|
ret i32 %select
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_eq_and_4096_0_or_4096(
|
|
; CHECK-NEXT: [[AND:%[a-z0-9]+]] = and i32 %x, 4096
|
|
; CHECK-NEXT: [[OR:%[a-z0-9]+]] = or i32 [[AND]], %y
|
|
; CHECK-NEXT: ret i32 [[OR]]
|
|
define i32 @select_icmp_eq_and_4096_0_or_4096(i32 %x, i32 %y) {
|
|
%and = and i32 %x, 4096
|
|
%cmp = icmp eq i32 %and, 0
|
|
%or = or i32 %y, 4096
|
|
%select = select i1 %cmp, i32 %y, i32 %or
|
|
ret i32 %select
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_eq_0_and_1_or_1(
|
|
; CHECK-NEXT: [[AND:%[a-z0-9]+]] = and i64 %x, 1
|
|
; CHECK-NEXT: [[ZEXT:%[a-z0-9]+]] = trunc i64 [[AND]] to i32
|
|
; CHECK-NEXT: [[OR:%[a-z0-9]+]] = or i32 [[XOR]], %y
|
|
; CHECK-NEXT: ret i32 [[OR]]
|
|
define i32 @select_icmp_eq_0_and_1_or_1(i64 %x, i32 %y) {
|
|
%and = and i64 %x, 1
|
|
%cmp = icmp eq i64 %and, 0
|
|
%or = or i32 %y, 1
|
|
%select = select i1 %cmp, i32 %y, i32 %or
|
|
ret i32 %select
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_ne_0_and_4096_or_32(
|
|
; CHECK-NEXT: [[LSHR:%[a-z0-9]+]] = lshr i32 %x, 7
|
|
; CHECK-NEXT: [[AND:%[a-z0-9]+]] = and i32 [[LSHR]], 32
|
|
; CHECK-NEXT: [[XOR:%[a-z0-9]+]] = xor i32 [[AND]], 32
|
|
; CHECK-NEXT: [[OR:%[a-z0-9]+]] = or i32 [[XOR]], %y
|
|
; CHECK-NEXT: ret i32 [[OR]]
|
|
define i32 @select_icmp_ne_0_and_4096_or_32(i32 %x, i32 %y) {
|
|
%and = and i32 %x, 4096
|
|
%cmp = icmp ne i32 0, %and
|
|
%or = or i32 %y, 32
|
|
%select = select i1 %cmp, i32 %y, i32 %or
|
|
ret i32 %select
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_ne_0_and_32_or_4096(
|
|
; CHECK-NEXT: [[SHL:%[a-z0-9]+]] = shl i32 %x, 7
|
|
; CHECK-NEXT: [[AND:%[a-z0-9]+]] = and i32 [[SHL]], 4096
|
|
; CHECK-NEXT: [[XOR:%[a-z0-9]+]] = xor i32 [[AND]], 4096
|
|
; CHECK-NEXT: [[OR:%[a-z0-9]+]] = or i32 [[XOR]], %y
|
|
; CHECK-NEXT: ret i32 [[OR]]
|
|
define i32 @select_icmp_ne_0_and_32_or_4096(i32 %x, i32 %y) {
|
|
%and = and i32 %x, 32
|
|
%cmp = icmp ne i32 0, %and
|
|
%or = or i32 %y, 4096
|
|
%select = select i1 %cmp, i32 %y, i32 %or
|
|
ret i32 %select
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_ne_0_and_1073741824_or_8(
|
|
; CHECK-NEXT: [[LSHR:%[a-z0-9]+]] = lshr i32 %x, 27
|
|
; CHECK-NEXT: [[AND:%[a-z0-9]+]] = and i32 [[LSHR]], 8
|
|
; CHECK-NEXT: [[TRUNC:%[a-z0-9]+]] = trunc i32 [[AND]] to i8
|
|
; CHECK-NEXT: [[XOR:%[a-z0-9]+]] = xor i8 [[TRUNC]], 8
|
|
; CHECK-NEXT: [[OR:%[a-z0-9]+]] = or i8 [[XOR]], %y
|
|
; CHECK-NEXT: ret i8 [[OR]]
|
|
define i8 @select_icmp_ne_0_and_1073741824_or_8(i32 %x, i8 %y) {
|
|
%and = and i32 %x, 1073741824
|
|
%cmp = icmp ne i32 0, %and
|
|
%or = or i8 %y, 8
|
|
%select = select i1 %cmp, i8 %y, i8 %or
|
|
ret i8 %select
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_ne_0_and_8_or_1073741824(
|
|
; CHECK-NEXT: [[AND:%[a-z0-9]+]] = and i8 %x, 8
|
|
; CHECK-NEXT: [[ZEXT:%[a-z0-9]+]] = zext i8 [[AND]] to i32
|
|
; CHECK-NEXT: [[SHL:%[a-z0-9]+]] = shl nuw nsw i32 [[ZEXT]], 27
|
|
; CHECK-NEXT: [[XOR:%[a-z0-9]+]] = xor i32 [[SHL]], 1073741824
|
|
; CHECK-NEXT: [[OR:%[a-z0-9]+]] = or i32 [[XOR]], %y
|
|
; CHECK-NEXT: ret i32 [[OR]]
|
|
define i32 @select_icmp_ne_0_and_8_or_1073741824(i8 %x, i32 %y) {
|
|
%and = and i8 %x, 8
|
|
%cmp = icmp ne i8 0, %and
|
|
%or = or i32 %y, 1073741824
|
|
%select = select i1 %cmp, i32 %y, i32 %or
|
|
ret i32 %select
|
|
}
|
|
|
|
; We can't combine here, because the cmp is scalar and the or vector.
|
|
; Just make sure we don't assert.
|
|
define <2 x i32> @select_icmp_eq_and_1_0_or_vector_of_2s(i32 %x, <2 x i32> %y) {
|
|
%and = and i32 %x, 1
|
|
%cmp = icmp eq i32 %and, 0
|
|
%or = or <2 x i32> %y, <i32 2, i32 2>
|
|
%select = select i1 %cmp, <2 x i32> %y, <2 x i32> %or
|
|
ret <2 x i32> %select
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_and_8_eq_0_or_8(
|
|
; CHECK-NEXT: [[OR:%[a-z0-9]+]] = or i32 %x, 8
|
|
; CHECK-NEXT: ret i32 [[OR]]
|
|
define i32 @select_icmp_and_8_eq_0_or_8(i32 %x) {
|
|
%and = and i32 %x, 8
|
|
%cmp = icmp eq i32 %and, 0
|
|
%or = or i32 %x, 8
|
|
%or.x = select i1 %cmp, i32 %or, i32 %x
|
|
ret i32 %or.x
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_and_8_ne_0_xor_8(
|
|
; CHECK-NEXT: [[AND:%[a-z0-9]+]] = and i32 %x, -9
|
|
; CHECK-NEXT: ret i32 [[AND]]
|
|
define i32 @select_icmp_and_8_ne_0_xor_8(i32 %x) {
|
|
%and = and i32 %x, 8
|
|
%cmp = icmp eq i32 %and, 0
|
|
%xor = xor i32 %x, 8
|
|
%x.xor = select i1 %cmp, i32 %x, i32 %xor
|
|
ret i32 %x.xor
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_and_8_eq_0_xor_8(
|
|
; CHECK-NEXT: [[OR:%[a-z0-9]+]] = or i32 %x, 8
|
|
; CHECK-NEXT: ret i32 [[OR]]
|
|
define i32 @select_icmp_and_8_eq_0_xor_8(i32 %x) {
|
|
%and = and i32 %x, 8
|
|
%cmp = icmp eq i32 %and, 0
|
|
%xor = xor i32 %x, 8
|
|
%xor.x = select i1 %cmp, i32 %xor, i32 %x
|
|
ret i32 %xor.x
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_and_8_ne_0_and_not_8(
|
|
; CHECK-NEXT: [[AND:%[a-z0-9]+]] = and i32 %x, -9
|
|
; CHECK-NEXT: ret i32 [[AND]]
|
|
define i32 @select_icmp_and_8_ne_0_and_not_8(i32 %x) {
|
|
%and = and i32 %x, 8
|
|
%cmp = icmp eq i32 %and, 0
|
|
%and1 = and i32 %x, -9
|
|
%x.and1 = select i1 %cmp, i32 %x, i32 %and1
|
|
ret i32 %x.and1
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_and_8_eq_0_and_not_8(
|
|
; CHECK-NEXT: ret i32 %x
|
|
define i32 @select_icmp_and_8_eq_0_and_not_8(i32 %x) {
|
|
%and = and i32 %x, 8
|
|
%cmp = icmp eq i32 %and, 0
|
|
%and1 = and i32 %x, -9
|
|
%and1.x = select i1 %cmp, i32 %and1, i32 %x
|
|
ret i32 %and1.x
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_x_and_8_eq_0_y_xor_8(
|
|
; CHECK: select i1 %cmp, i64 %y, i64 %xor
|
|
define i64 @select_icmp_x_and_8_eq_0_y_xor_8(i32 %x, i64 %y) {
|
|
%and = and i32 %x, 8
|
|
%cmp = icmp eq i32 %and, 0
|
|
%xor = xor i64 %y, 8
|
|
%y.xor = select i1 %cmp, i64 %y, i64 %xor
|
|
ret i64 %y.xor
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_x_and_8_eq_0_y_and_not_8(
|
|
; CHECK: select i1 %cmp, i64 %y, i64 %and1
|
|
define i64 @select_icmp_x_and_8_eq_0_y_and_not_8(i32 %x, i64 %y) {
|
|
%and = and i32 %x, 8
|
|
%cmp = icmp eq i32 %and, 0
|
|
%and1 = and i64 %y, -9
|
|
%y.and1 = select i1 %cmp, i64 %y, i64 %and1
|
|
ret i64 %y.and1
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_x_and_8_ne_0_y_xor_8(
|
|
; CHECK: select i1 %cmp, i64 %xor, i64 %y
|
|
define i64 @select_icmp_x_and_8_ne_0_y_xor_8(i32 %x, i64 %y) {
|
|
%and = and i32 %x, 8
|
|
%cmp = icmp eq i32 %and, 0
|
|
%xor = xor i64 %y, 8
|
|
%xor.y = select i1 %cmp, i64 %xor, i64 %y
|
|
ret i64 %xor.y
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_x_and_8_ne_0_y_and_not_8(
|
|
; CHECK: select i1 %cmp, i64 %and1, i64 %y
|
|
define i64 @select_icmp_x_and_8_ne_0_y_and_not_8(i32 %x, i64 %y) {
|
|
%and = and i32 %x, 8
|
|
%cmp = icmp eq i32 %and, 0
|
|
%and1 = and i64 %y, -9
|
|
%and1.y = select i1 %cmp, i64 %and1, i64 %y
|
|
ret i64 %and1.y
|
|
}
|
|
|
|
; CHECK-LABEL: @select_icmp_x_and_8_ne_0_y_or_8(
|
|
; CHECK: xor i64 %1, 8
|
|
; CHECK: or i64 %2, %y
|
|
define i64 @select_icmp_x_and_8_ne_0_y_or_8(i32 %x, i64 %y) {
|
|
%and = and i32 %x, 8
|
|
%cmp = icmp eq i32 %and, 0
|
|
%or = or i64 %y, 8
|
|
%or.y = select i1 %cmp, i64 %or, i64 %y
|
|
ret i64 %or.y
|
|
}
|
|
|
|
define i32 @test65(i64 %x) {
|
|
%1 = and i64 %x, 16
|
|
%2 = icmp ne i64 %1, 0
|
|
%3 = select i1 %2, i32 40, i32 42
|
|
ret i32 %3
|
|
|
|
; CHECK-LABEL: @test65(
|
|
; CHECK: and i64 %x, 16
|
|
; CHECK: trunc i64 %1 to i32
|
|
; CHECK: lshr exact i32 %2, 3
|
|
; CHECK: xor i32 %3, 42
|
|
}
|
|
|
|
define i32 @test66(i64 %x) {
|
|
%1 = and i64 %x, 4294967296
|
|
%2 = icmp ne i64 %1, 0
|
|
%3 = select i1 %2, i32 40, i32 42
|
|
ret i32 %3
|
|
|
|
; CHECK-LABEL: @test66(
|
|
; CHECK: select
|
|
}
|
|
|
|
define i32 @test67(i16 %x) {
|
|
%1 = and i16 %x, 4
|
|
%2 = icmp ne i16 %1, 0
|
|
%3 = select i1 %2, i32 40, i32 42
|
|
ret i32 %3
|
|
|
|
; CHECK-LABEL: @test67(
|
|
; CHECK: and i16 %x, 4
|
|
; CHECK: zext i16 %1 to i32
|
|
; CHECK: lshr exact i32 %2, 1
|
|
; CHECK: xor i32 %3, 42
|
|
}
|
|
|
|
; SMIN(SMIN(X, 11), 92) -> SMIN(X, 11)
|
|
define i32 @test68(i32 %x) {
|
|
entry:
|
|
%cmp = icmp slt i32 11, %x
|
|
%cond = select i1 %cmp, i32 11, i32 %x
|
|
%cmp3 = icmp slt i32 92, %cond
|
|
%retval = select i1 %cmp3, i32 92, i32 %cond
|
|
ret i32 %retval
|
|
; CHECK-LABEL: @test68(
|
|
; CHECK: ret i32 %cond
|
|
}
|
|
|
|
; MIN(MIN(X, 24), 83) -> MIN(X, 24)
|
|
define i32 @test69(i32 %x) {
|
|
entry:
|
|
%cmp = icmp ult i32 24, %x
|
|
%cond = select i1 %cmp, i32 24, i32 %x
|
|
%cmp3 = icmp ult i32 83, %cond
|
|
%retval = select i1 %cmp3, i32 83, i32 %cond
|
|
ret i32 %retval
|
|
; CHECK-LABEL: @test69(
|
|
; CHECK: ret i32 %cond
|
|
}
|
|
|
|
; SMAX(SMAX(X, 75), 36) -> SMAX(X, 75)
|
|
define i32 @test70(i32 %x) {
|
|
entry:
|
|
%cmp = icmp slt i32 %x, 75
|
|
%cond = select i1 %cmp, i32 75, i32 %x
|
|
%cmp3 = icmp slt i32 %cond, 36
|
|
%retval = select i1 %cmp3, i32 36, i32 %cond
|
|
ret i32 %retval
|
|
; CHECK-LABEL: @test70(
|
|
; CHECK: ret i32 %cond
|
|
}
|
|
|
|
; MAX(MAX(X, 68), 47) -> MAX(X, 68)
|
|
define i32 @test71(i32 %x) {
|
|
entry:
|
|
%cmp = icmp ult i32 %x, 68
|
|
%cond = select i1 %cmp, i32 68, i32 %x
|
|
%cmp3 = icmp ult i32 %cond, 47
|
|
%retval = select i1 %cmp3, i32 47, i32 %cond
|
|
ret i32 %retval
|
|
; CHECK-LABEL: @test71(
|
|
; CHECK: ret i32 %cond
|
|
}
|
|
|
|
; SMIN(SMIN(X, 92), 11) -> SMIN(X, 11)
|
|
define i32 @test72(i32 %x) {
|
|
%cmp = icmp sgt i32 %x, 92
|
|
%cond = select i1 %cmp, i32 92, i32 %x
|
|
%cmp3 = icmp sgt i32 %cond, 11
|
|
%retval = select i1 %cmp3, i32 11, i32 %cond
|
|
ret i32 %retval
|
|
; CHECK-LABEL: @test72(
|
|
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp sgt i32 %x, 11
|
|
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 11, i32 %x
|
|
; CHECK-NEXT: ret i32 [[SEL]]
|
|
}
|
|
|
|
; MIN(MIN(X, 83), 24) -> MIN(X, 24)
|
|
define i32 @test73(i32 %x) {
|
|
%cmp = icmp ugt i32 %x, 83
|
|
%cond = select i1 %cmp, i32 83, i32 %x
|
|
%cmp3 = icmp ugt i32 %cond, 24
|
|
%retval = select i1 %cmp3, i32 24, i32 %cond
|
|
ret i32 %retval
|
|
; CHECK-LABEL: @test73(
|
|
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp ugt i32 %x, 24
|
|
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 24, i32 %x
|
|
; CHECK-NEXT: ret i32 [[SEL]]
|
|
}
|
|
|
|
; SMAX(SMAX(X, 36), 75) -> SMAX(X, 75)
|
|
define i32 @test74(i32 %x) {
|
|
%cmp = icmp slt i32 %x, 36
|
|
%cond = select i1 %cmp, i32 36, i32 %x
|
|
%cmp3 = icmp slt i32 %cond, 75
|
|
%retval = select i1 %cmp3, i32 75, i32 %cond
|
|
ret i32 %retval
|
|
; CHECK-LABEL: @test74(
|
|
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 75
|
|
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 75, i32 %x
|
|
; CHECK-NEXT: ret i32 [[SEL]]
|
|
}
|
|
|
|
; MAX(MAX(X, 47), 68) -> MAX(X, 68)
|
|
define i32 @test75(i32 %x) {
|
|
%cmp = icmp ult i32 %x, 47
|
|
%cond = select i1 %cmp, i32 47, i32 %x
|
|
%cmp3 = icmp ult i32 %cond, 68
|
|
%retval = select i1 %cmp3, i32 68, i32 %cond
|
|
ret i32 %retval
|
|
; CHECK-LABEL: @test75(
|
|
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp ult i32 %x, 68
|
|
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 68, i32 %x
|
|
; CHECK-NEXT: ret i32 [[SEL]]
|
|
} |