Kevin Enderby 699a083c54 Fix the ARM VLD3 (single 3-element structure to all lanes) ... size 16 double-spaced registers instruction printing. This: vld3.16 {d0[], d2[], d4[]}, [r4]! was being printed as: vld3.16 {d0[], d1[], d2[]}, [r4]! rdar://16531387 llvm-svn: 205779		2014-04-08 18:00:52 +00:00
..
AArch64	PR18929:	2014-03-30 17:09:54 +00:00
ARM	Fix the ARM VLD3 (single 3-element structure to all lanes)	2014-04-08 18:00:52 +00:00
ARM64	ARM64: initial backend import	2014-03-29 10:18:08 +00:00
AsmParser	Move tests that require ARM to an ARM test directory.	2014-03-18 22:43:59 +00:00
COFF	Object/COFF: change data type of SymbolNumber from int16 to uint16.	2014-03-15 00:04:08 +00:00
Disassembler	ARM64: initial backend import	2014-03-29 10:18:08 +00:00
ELF	X86MCAsmInfoGNUCOFF: Set PointerSize as 8 for targeting x64. It caused DW_LNE_set_address was misemitted on x64.	2014-04-08 15:28:50 +00:00
MachO	ARM: consolidate MachO checks for ARM asm parser	2014-04-05 22:09:51 +00:00
Markup	MC: Simple example parser for MC assembly markup.	2012-10-31 23:24:13 +00:00
Mips	[mips] Add Octeon cnMips instructions seqi/snei and v3mulu/vmm0/vmulu.	2014-04-04 16:21:59 +00:00
PowerPC	[PowerPC] Generate little-endian object files	2014-03-24 18:16:09 +00:00
Sparc	[Sparc] Add trap on integer condition codes (Ticc) instructions to Sparc backend.	2014-03-02 23:39:07 +00:00
SystemZ	[SystemZ] Add support for z196 float<->unsigned conversions	2014-03-21 10:56:30 +00:00
X86	AVX-512: Implemented masking for integer arithmetic & logic instructions.	2014-03-27 09:45:08 +00:00