mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-25 05:52:53 +02:00
dcd7a1bde2
Summary: This hidden option would disable code generation through FastISel by default. It was removed from the available options and from the Fast-ISel tests that required it in order to run the tests. Reviewers: dsanders Subscribers: qcolombet, llvm-commits Differential Revision: http://reviews.llvm.org/D11610 llvm-svn: 243638
16 lines
464 B
LLVM
16 lines
464 B
LLVM
; RUN: llc < %s -march=mipsel -mcpu=mips32r2 -O0 -relocation-model=pic \
|
|
; RUN: -fast-isel-verbose 2>&1 | FileCheck %s
|
|
|
|
; CHECK: FastISel missed call:
|
|
; CHECK-SAME: %call = call fastcc i32 @foo(i32 signext %a, i32 signext %b)
|
|
|
|
define internal i32 @bar(i32 signext %a, i32 signext %b) {
|
|
%s = and i32 %a, %b
|
|
ret i32 %s
|
|
}
|
|
|
|
define i32 @foo(i32 signext %a, i32 signext %b) {
|
|
%call = call fastcc i32 @foo(i32 signext %a, i32 signext %b)
|
|
ret i32 %call
|
|
}
|