mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
594eb7ba1d
On -O0, i1 strict_fsetcc will be promoted to i32. We don't handle that in TD patterns. This patch fills logic in PPCISelDAGToDAG to handle more cases. Reviewed By: uweigand Differential Revision: https://reviews.llvm.org/D86595
141 lines
4.6 KiB
LLVM
141 lines
4.6 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -verify-machineinstrs -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr \
|
|
; RUN: < %s -mtriple=powerpc64-unknown-linux -mcpu=pwr9 -O0 | FileCheck %s
|
|
|
|
define i32 @une_ppcf128(ppc_fp128 %a, ppc_fp128 %b) #0 {
|
|
; CHECK-LABEL: une_ppcf128:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: xscmpudp cr7, f1, f3
|
|
; CHECK-NEXT: mfocrf r3, 1
|
|
; CHECK-NEXT: rlwinm r3, r3, 31, 31, 31
|
|
; CHECK-NEXT: xscmpudp cr7, f2, f4
|
|
; CHECK-NEXT: mfocrf r4, 1
|
|
; CHECK-NEXT: rlwinm r4, r4, 31, 31, 31
|
|
; CHECK-NEXT: xori r4, r4, 1
|
|
; CHECK-NEXT: and r3, r3, r4
|
|
; CHECK-NEXT: xscmpudp cr7, f1, f3
|
|
; CHECK-NEXT: mfocrf r4, 1
|
|
; CHECK-NEXT: rlwinm r4, r4, 31, 31, 31
|
|
; CHECK-NEXT: xori r4, r4, 1
|
|
; CHECK-NEXT: xscmpudp cr7, f1, f3
|
|
; CHECK-NEXT: mfocrf r5, 1
|
|
; CHECK-NEXT: rlwinm r5, r5, 31, 31, 31
|
|
; CHECK-NEXT: xori r5, r5, 1
|
|
; CHECK-NEXT: and r4, r4, r5
|
|
; CHECK-NEXT: or r3, r4, r3
|
|
; CHECK-NEXT: # kill: def $r4 killed $r3
|
|
; CHECK-NEXT: clrldi r3, r3, 32
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%0 = call i1 @llvm.experimental.constrained.fcmp.ppcf128(ppc_fp128 %a, ppc_fp128 %b, metadata !"une", metadata !"fpexcept.strict") #0
|
|
%1 = zext i1 %0 to i32
|
|
ret i32 %1
|
|
}
|
|
|
|
; This is a different branch from une
|
|
define i32 @ogt_ppcf128(ppc_fp128 %a, ppc_fp128 %b) #0 {
|
|
; CHECK-LABEL: ogt_ppcf128:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: xscmpudp cr7, f1, f3
|
|
; CHECK-NEXT: mfocrf r3, 1
|
|
; CHECK-NEXT: rlwinm r3, r3, 31, 31, 31
|
|
; CHECK-NEXT: xscmpudp cr7, f2, f4
|
|
; CHECK-NEXT: mfocrf r4, 1
|
|
; CHECK-NEXT: rlwinm r4, r4, 30, 31, 31
|
|
; CHECK-NEXT: and r3, r3, r4
|
|
; CHECK-NEXT: xscmpudp cr7, f1, f3
|
|
; CHECK-NEXT: xscmpudp cr0, f1, f3
|
|
; CHECK-NEXT: mfocrf r4, 1
|
|
; CHECK-NEXT: rotlwi r4, r4, 28
|
|
; CHECK-NEXT: stw r4, -4(r1)
|
|
; CHECK-NEXT: mcrf cr7, cr0
|
|
; CHECK-NEXT: mfocrf r4, 1
|
|
; CHECK-NEXT: rlwinm r4, r4, 30, 31, 31
|
|
; CHECK-NEXT: lwz r5, -4(r1)
|
|
; CHECK-NEXT: rotlwi r5, r5, 4
|
|
; CHECK-NEXT: mtocrf 1, r5
|
|
; CHECK-NEXT: mfocrf r5, 1
|
|
; CHECK-NEXT: rlwinm r5, r5, 31, 31, 31
|
|
; CHECK-NEXT: xori r5, r5, 1
|
|
; CHECK-NEXT: and r4, r5, r4
|
|
; CHECK-NEXT: or r3, r4, r3
|
|
; CHECK-NEXT: # kill: def $r4 killed $r3
|
|
; CHECK-NEXT: clrldi r3, r3, 32
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%0 = call i1 @llvm.experimental.constrained.fcmp.ppcf128(ppc_fp128 %a, ppc_fp128 %b, metadata !"ogt", metadata !"fpexcept.strict") #0
|
|
%1 = zext i1 %0 to i32
|
|
ret i32 %1
|
|
}
|
|
|
|
define i1 @test_f128(fp128 %a, fp128 %b) #0 {
|
|
; CHECK-LABEL: test_f128:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: xscmpuqp cr7, v2, v3
|
|
; CHECK-NEXT: mfocrf r3, 1
|
|
; CHECK-NEXT: rlwinm r3, r3, 31, 31, 31
|
|
; CHECK-NEXT: xori r3, r3, 1
|
|
; CHECK-NEXT: # implicit-def: $x4
|
|
; CHECK-NEXT: mr r4, r3
|
|
; CHECK-NEXT: mr r3, r4
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%0 = call i1 @llvm.experimental.constrained.fcmp.f128(fp128 %a, fp128 %b, metadata !"une", metadata !"fpexcept.strict") #0
|
|
ret i1 %0
|
|
}
|
|
|
|
define i1 @testbr_f64(double %a, double %b) #0 {
|
|
; CHECK-LABEL: testbr_f64:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: xscmpudp cr7, f1, f2
|
|
; CHECK-NEXT: mfocrf r3, 1
|
|
; CHECK-NEXT: rlwinm r3, r3, 31, 31, 31
|
|
; CHECK-NEXT: cmplwi r3, 0
|
|
; CHECK-NEXT: bne cr0, .LBB3_2
|
|
; CHECK-NEXT: b .LBB3_1
|
|
; CHECK-NEXT: .LBB3_1: # %tr
|
|
; CHECK-NEXT: li r3, -1
|
|
; CHECK-NEXT: blr
|
|
; CHECK-NEXT: .LBB3_2: # %fl
|
|
; CHECK-NEXT: li r3, 0
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%0 = call i1 @llvm.experimental.constrained.fcmp.f64(double %a, double %b, metadata !"une", metadata !"fpexcept.strict") #0
|
|
br i1 %0, label %tr, label %fl
|
|
tr:
|
|
ret i1 true
|
|
fl:
|
|
ret i1 false
|
|
}
|
|
|
|
define i1 @testbr_f32(float %a, float %b) #0 {
|
|
; CHECK-LABEL: testbr_f32:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: fcmpu cr7, f1, f2
|
|
; CHECK-NEXT: mfocrf r3, 1
|
|
; CHECK-NEXT: rlwinm r3, r3, 31, 31, 31
|
|
; CHECK-NEXT: cmplwi r3, 0
|
|
; CHECK-NEXT: bne cr0, .LBB4_2
|
|
; CHECK-NEXT: b .LBB4_1
|
|
; CHECK-NEXT: .LBB4_1: # %tr
|
|
; CHECK-NEXT: li r3, -1
|
|
; CHECK-NEXT: blr
|
|
; CHECK-NEXT: .LBB4_2: # %fl
|
|
; CHECK-NEXT: li r3, 0
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%0 = call i1 @llvm.experimental.constrained.fcmp.f32(float %a, float %b, metadata !"une", metadata !"fpexcept.strict") #0
|
|
br i1 %0, label %tr, label %fl
|
|
tr:
|
|
ret i1 true
|
|
fl:
|
|
ret i1 false
|
|
}
|
|
|
|
declare i1 @llvm.experimental.constrained.fcmp.ppcf128(ppc_fp128, ppc_fp128, metadata, metadata)
|
|
declare i1 @llvm.experimental.constrained.fcmp.f128(fp128, fp128, metadata, metadata)
|
|
declare i1 @llvm.experimental.constrained.fcmp.f64(double, double, metadata, metadata)
|
|
declare i1 @llvm.experimental.constrained.fcmp.f32(float, float, metadata, metadata)
|
|
|
|
attributes #0 = { strictfp }
|