1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 03:23:01 +02:00
llvm-mirror/lib/Target/Hexagon/HexagonRDF.cpp
Krzysztof Parzyszek ce7b184512 [Hexagon] Implement RDF-based post-RA optimizations
- Handle simple cases of register copies (what current RDF CP allows).
- Hexagon-specific dead code elimination: handles dead address updates
  in post-increment instructions.

llvm-svn: 257504
2016-01-12 19:09:01 +00:00

61 lines
1.7 KiB
C++

//===--- HexagonRDF.cpp ---------------------------------------------------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
#include "HexagonRDF.h"
#include "HexagonInstrInfo.h"
#include "HexagonRegisterInfo.h"
#include "llvm/CodeGen/MachineInstr.h"
using namespace llvm;
using namespace rdf;
bool HexagonRegisterAliasInfo::covers(RegisterRef RA, RegisterRef RB) const {
if (RA == RB)
return true;
if (TargetRegisterInfo::isVirtualRegister(RA.Reg) &&
TargetRegisterInfo::isVirtualRegister(RB.Reg)) {
// Hexagon-specific cases.
if (RA.Reg == RB.Reg) {
if (RA.Sub == 0)
return true;
if (RB.Sub == 0)
return false;
}
}
return RegisterAliasInfo::covers(RA, RB);
}
bool HexagonRegisterAliasInfo::covers(const RegisterSet &RRs, RegisterRef RR)
const {
if (RRs.count(RR))
return true;
if (!TargetRegisterInfo::isPhysicalRegister(RR.Reg)) {
assert(TargetRegisterInfo::isVirtualRegister(RR.Reg));
// Check if both covering subregisters are present.
bool HasLo = RRs.count({RR.Reg, Hexagon::subreg_loreg});
bool HasHi = RRs.count({RR.Reg, Hexagon::subreg_hireg});
if (HasLo && HasHi)
return true;
}
if (RR.Sub == 0) {
// Check if both covering subregisters are present.
unsigned Lo = TRI.getSubReg(RR.Reg, Hexagon::subreg_loreg);
unsigned Hi = TRI.getSubReg(RR.Reg, Hexagon::subreg_hireg);
if (RRs.count({Lo, 0}) && RRs.count({Hi, 0}))
return true;
}
return RegisterAliasInfo::covers(RRs, RR);
}