| .. |
|
AArch64
|
[AArch64]Merge halfword loads into a 32-bit load
|
2015-10-27 19:16:03 +00:00 |
|
AMDGPU
|
AMDGPU: Distribute SGPR->VGPR copies of REG_SEQUENCE
|
2015-11-02 23:15:42 +00:00 |
|
ARM
|
ARM: add extra test for watchOS ABI
|
2015-10-30 16:29:44 +00:00 |
|
BPF
|
[bpf] Do not expand UNDEF SDNode during insn selection lowering
|
2015-10-08 18:52:40 +00:00 |
|
CPP
|
Fix CPP Backend for GEP API changes for opaque pointer types
|
2015-09-08 18:42:29 +00:00 |
|
Generic
|
Revert "[ARM] Remove XFAIL on test/CodeGen/Generic/MachineBranchProb.ll"
|
2015-10-29 22:34:59 +00:00 |
|
Hexagon
|
Tail duplication can mix incompatible registers in phi nodes
|
2015-10-21 02:40:06 +00:00 |
|
Inputs
|
|
|
|
Mips
|
[mips] wrong opcode for ll/sc instructions on mipsr6 when -integrated-as is used
|
2015-10-29 14:40:19 +00:00 |
|
MIR
|
Create a new interface addSuccessorWithoutWeight(MBB*) in MBB to add successors when optimization is disabled.
|
2015-10-27 17:59:36 +00:00 |
|
MSP430
|
|
|
|
NVPTX
|
|
|
|
PowerPC
|
Fix for bootstrap bug introduced in r244921
|
2015-11-02 14:01:11 +00:00 |
|
SPARC
|
Drop assert that a call with struct return goes to a function with sret
|
2015-10-21 20:05:01 +00:00 |
|
SystemZ
|
[SystemZ] Make the CCRegs regclass non-allocatable.
|
2015-10-29 16:13:55 +00:00 |
|
Thumb
|
[ARM] Modify codegen for memcpy intrinsic to prefer LDM/STM.
|
2015-10-05 14:49:54 +00:00 |
|
Thumb2
|
[ARM] Renaming +t2dsp feature into +dsp, as discussed on llvm-dev
|
2015-10-23 17:19:19 +00:00 |
|
WebAssembly
|
[WebAssembly] Fix import statement
|
2015-10-30 16:41:21 +00:00 |
|
WinEH
|
[WinEH] Fix eh.exceptionpointer intrinsic lowering
|
2015-10-17 00:08:08 +00:00 |
|
X86
|
In MachineBlockPlacement, filter cold blocks off the loop chain when profile data is available.
|
2015-11-02 21:24:00 +00:00 |
|
XCore
|
[opaque pointer type] Add textual IR support for explicit type parameter for global aliases
|
2015-09-11 03:22:04 +00:00 |
