mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-21 20:12:56 +02:00
b035f9f3e4
This commit adds intrinsics and codegen support for the surface read/write and texture read instructions that take an explicit sampler parameter. Codegen operates on image handles at the PTX level, but falls back to direct replacement of handles with kernel arguments if image handles are not enabled. Note that image handles are explicitly disabled for all target architectures in this change (to be enabled later). llvm-svn: 205907
86 lines
2.9 KiB
C++
86 lines
2.9 KiB
C++
//=====-- NVPTXSubtarget.h - Define Subtarget for the NVPTX ---*- C++ -*--====//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file declares the NVPTX specific subclass of TargetSubtarget.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef NVPTXSUBTARGET_H
|
|
#define NVPTXSUBTARGET_H
|
|
|
|
#include "NVPTX.h"
|
|
#include "llvm/Target/TargetSubtargetInfo.h"
|
|
|
|
#define GET_SUBTARGETINFO_HEADER
|
|
#include "NVPTXGenSubtargetInfo.inc"
|
|
|
|
#include <string>
|
|
|
|
namespace llvm {
|
|
|
|
class NVPTXSubtarget : public NVPTXGenSubtargetInfo {
|
|
virtual void anchor();
|
|
std::string TargetName;
|
|
NVPTX::DrvInterface drvInterface;
|
|
bool Is64Bit;
|
|
|
|
// PTX version x.y is represented as 10*x+y, e.g. 3.1 == 31
|
|
unsigned PTXVersion;
|
|
|
|
// SM version x.y is represented as 10*x+y, e.g. 3.1 == 31
|
|
unsigned int SmVersion;
|
|
|
|
public:
|
|
/// This constructor initializes the data members to match that
|
|
/// of the specified module.
|
|
///
|
|
NVPTXSubtarget(const std::string &TT, const std::string &CPU,
|
|
const std::string &FS, bool is64Bit);
|
|
|
|
bool hasBrkPt() const { return SmVersion >= 11; }
|
|
bool hasAtomRedG32() const { return SmVersion >= 11; }
|
|
bool hasAtomRedS32() const { return SmVersion >= 12; }
|
|
bool hasAtomRedG64() const { return SmVersion >= 12; }
|
|
bool hasAtomRedS64() const { return SmVersion >= 20; }
|
|
bool hasAtomRedGen32() const { return SmVersion >= 20; }
|
|
bool hasAtomRedGen64() const { return SmVersion >= 20; }
|
|
bool hasAtomAddF32() const { return SmVersion >= 20; }
|
|
bool hasVote() const { return SmVersion >= 12; }
|
|
bool hasDouble() const { return SmVersion >= 13; }
|
|
bool reqPTX20() const { return SmVersion >= 20; }
|
|
bool hasF32FTZ() const { return SmVersion >= 20; }
|
|
bool hasFMAF32() const { return SmVersion >= 20; }
|
|
bool hasFMAF64() const { return SmVersion >= 13; }
|
|
bool hasLDG() const { return SmVersion >= 32; }
|
|
bool hasLDU() const { return SmVersion >= 20; }
|
|
bool hasGenericLdSt() const { return SmVersion >= 20; }
|
|
inline bool hasHWROT32() const { return false; }
|
|
inline bool hasSWROT32() const { return true; }
|
|
inline bool hasROT32() const { return hasHWROT32() || hasSWROT32(); }
|
|
inline bool hasROT64() const { return SmVersion >= 20; }
|
|
|
|
bool hasImageHandles() const {
|
|
// Currently disabled
|
|
return false;
|
|
}
|
|
bool is64Bit() const { return Is64Bit; }
|
|
|
|
unsigned int getSmVersion() const { return SmVersion; }
|
|
NVPTX::DrvInterface getDrvInterface() const { return drvInterface; }
|
|
std::string getTargetName() const { return TargetName; }
|
|
|
|
unsigned getPTXVersion() const { return PTXVersion; }
|
|
|
|
void ParseSubtargetFeatures(StringRef CPU, StringRef FS);
|
|
};
|
|
|
|
} // End llvm namespace
|
|
|
|
#endif // NVPTXSUBTARGET_H
|