mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-23 21:13:02 +02:00
342e72a308
This is equivalent to the AMDGPUTargetMachine now, but it is the starting point for separating R600 and GCN functionality into separate targets. It is recommened that users start using the gcn triple for GCN-based GPUs, because using the r600 triple for these GPUs will be deprecated in the future. llvm-svn: 225277
59 lines
1.7 KiB
LLVM
59 lines
1.7 KiB
LLVM
; RUN: llc -march=amdgcn -mcpu=SI -verify-machineinstrs < %s | FileCheck -check-prefix=SI -check-prefix=FUNC %s
|
|
|
|
; FUNC-LABEL: {{^}}s_rotr_i64:
|
|
; SI-DAG: s_sub_i32
|
|
; SI-DAG: s_lshr_b64
|
|
; SI-DAG: s_lshl_b64
|
|
; SI: s_or_b64
|
|
define void @s_rotr_i64(i64 addrspace(1)* %in, i64 %x, i64 %y) {
|
|
entry:
|
|
%tmp0 = sub i64 64, %y
|
|
%tmp1 = shl i64 %x, %tmp0
|
|
%tmp2 = lshr i64 %x, %y
|
|
%tmp3 = or i64 %tmp1, %tmp2
|
|
store i64 %tmp3, i64 addrspace(1)* %in
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}v_rotr_i64:
|
|
; SI-DAG: v_sub_i32
|
|
; SI-DAG: v_lshr_b64
|
|
; SI-DAG: v_lshl_b64
|
|
; SI: v_or_b32
|
|
; SI: v_or_b32
|
|
define void @v_rotr_i64(i64 addrspace(1)* %in, i64 addrspace(1)* %xptr, i64 addrspace(1)* %yptr) {
|
|
entry:
|
|
%x = load i64 addrspace(1)* %xptr, align 8
|
|
%y = load i64 addrspace(1)* %yptr, align 8
|
|
%tmp0 = sub i64 64, %y
|
|
%tmp1 = shl i64 %x, %tmp0
|
|
%tmp2 = lshr i64 %x, %y
|
|
%tmp3 = or i64 %tmp1, %tmp2
|
|
store i64 %tmp3, i64 addrspace(1)* %in
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}s_rotr_v2i64:
|
|
define void @s_rotr_v2i64(<2 x i64> addrspace(1)* %in, <2 x i64> %x, <2 x i64> %y) {
|
|
entry:
|
|
%tmp0 = sub <2 x i64> <i64 64, i64 64>, %y
|
|
%tmp1 = shl <2 x i64> %x, %tmp0
|
|
%tmp2 = lshr <2 x i64> %x, %y
|
|
%tmp3 = or <2 x i64> %tmp1, %tmp2
|
|
store <2 x i64> %tmp3, <2 x i64> addrspace(1)* %in
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}v_rotr_v2i64:
|
|
define void @v_rotr_v2i64(<2 x i64> addrspace(1)* %in, <2 x i64> addrspace(1)* %xptr, <2 x i64> addrspace(1)* %yptr) {
|
|
entry:
|
|
%x = load <2 x i64> addrspace(1)* %xptr, align 8
|
|
%y = load <2 x i64> addrspace(1)* %yptr, align 8
|
|
%tmp0 = sub <2 x i64> <i64 64, i64 64>, %y
|
|
%tmp1 = shl <2 x i64> %x, %tmp0
|
|
%tmp2 = lshr <2 x i64> %x, %y
|
|
%tmp3 = or <2 x i64> %tmp1, %tmp2
|
|
store <2 x i64> %tmp3, <2 x i64> addrspace(1)* %in
|
|
ret void
|
|
}
|