mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 19:42:54 +02:00
e01dc73ad2
All these headers already depend on CodeGen headers so moving them into CodeGen fixes the layering (since CodeGen depends on Target, not the other way around). llvm-svn: 318490
32 lines
1.1 KiB
C++
32 lines
1.1 KiB
C++
//===-- X86MachineFunctionInfo.cpp - X86 machine function info ------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "X86MachineFunctionInfo.h"
|
|
#include "X86RegisterInfo.h"
|
|
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
|
#include "llvm/CodeGen/TargetSubtargetInfo.h"
|
|
|
|
using namespace llvm;
|
|
|
|
void X86MachineFunctionInfo::anchor() { }
|
|
|
|
void X86MachineFunctionInfo::setRestoreBasePointer(const MachineFunction *MF) {
|
|
if (!RestoreBasePointerOffset) {
|
|
const X86RegisterInfo *RegInfo = static_cast<const X86RegisterInfo *>(
|
|
MF->getSubtarget().getRegisterInfo());
|
|
unsigned SlotSize = RegInfo->getSlotSize();
|
|
for (const MCPhysReg *CSR = MF->getRegInfo().getCalleeSavedRegs();
|
|
unsigned Reg = *CSR; ++CSR) {
|
|
if (X86::GR64RegClass.contains(Reg) || X86::GR32RegClass.contains(Reg))
|
|
RestoreBasePointerOffset -= SlotSize;
|
|
}
|
|
}
|
|
}
|
|
|