1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-01 16:33:37 +01:00
llvm-mirror/test/MC/Disassembler/ARM
Johnny Chen 6f10cfdf01 Fixed MOVr for "should be" encoding bits for Inst{19-16} = 0b0000.
rdar://problem/9224276

llvm-svn: 128749
2011-04-01 23:30:25 +00:00
..
arm-tests.txt Fix the instruction table entries for AI1_adde_sube_s_irs multiclass definition so that 2011-04-01 22:32:51 +00:00
dg.exp
invalid-CPS2p-arm.txt Also need to handle invalid imod values for CPS2p. 2011-03-25 17:03:12 +00:00
invalid-CPS3p-arm.txt Plug a leak in the arm disassembler and put the tests back. 2011-03-24 21:14:28 +00:00
invalid-LDC-form-arm.txt Add a test case for a malformed LDC/LDC2 instructions with PUDW = 0b0000, which 2011-03-31 20:54:30 +00:00
invalid-LDRrs-arm.txt Fix single word and unsigned byte data transfer instruction encodings so that 2011-03-31 19:28:35 +00:00
invalid-LDRT-arm.txt Fix a LDRT/LDRBT decoding bug where for Encoding A2, if Inst{4} != 0, we should reject the instruction 2011-04-01 20:21:38 +00:00
invalid-MOVr-arm.txt Fixed MOVr for "should be" encoding bits for Inst{19-16} = 0b0000. 2011-04-01 23:30:25 +00:00
invalid-MOVs-arm.txt MOVs should have Inst{19-16} as 0b0000, otherwise, the instruction is UNPREDICTABLE. 2011-04-01 23:15:50 +00:00
invalid-VLDMSDB_UPD-arm.txt Rename invalid-VLDMSDB-arm.txt to be invalid-VLDMSDB_UPD-arm.txt. 2011-03-29 19:10:06 +00:00
neon-tests.txt Handle the added VBICiv*i* NEON instructions, too. 2011-03-24 22:04:39 +00:00
thumb-printf.txt Add a thumb test file for printf (iOS 4.3). 2011-03-29 21:09:30 +00:00
thumb-tests.txt Add a test case for thumb stc2 instruction. 2011-03-30 01:02:06 +00:00