mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-26 06:22:56 +02:00
e3d2250295
This commit serializes the 3 scalar boolean attributes from the MachineRegisterInfo class: IsSSA, TracksRegLiveness, and TracksSubRegLiveness. These attributes are serialized as part of the machine function YAML mapping. Reviewers: Duncan P. N. Exon Smith Differential Revision: http://reviews.llvm.org/D10618 llvm-svn: 240579
128 lines
3.7 KiB
C++
128 lines
3.7 KiB
C++
//===- MIRYAMLMapping.h - Describes the mapping between MIR and YAML ------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// The MIR serialization library is currently a work in progress. It can't
|
|
// serialize machine functions at this time.
|
|
//
|
|
// This file implements the mapping between various MIR data structures and
|
|
// their corresponding YAML representation.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_CODEGEN_MIRYAMLMAPPING_H
|
|
#define LLVM_LIB_CODEGEN_MIRYAMLMAPPING_H
|
|
|
|
#include "llvm/ADT/StringRef.h"
|
|
#include "llvm/Support/YAMLTraits.h"
|
|
#include <vector>
|
|
|
|
namespace llvm {
|
|
namespace yaml {
|
|
|
|
/// A wrapper around std::string which contains a source range that's being
|
|
/// set during parsing.
|
|
struct StringValue {
|
|
std::string Value;
|
|
SMRange SourceRange;
|
|
|
|
StringValue() {}
|
|
StringValue(std::string Value) : Value(std::move(Value)) {}
|
|
|
|
bool operator==(const StringValue &Other) const {
|
|
return Value == Other.Value;
|
|
}
|
|
};
|
|
|
|
template <> struct ScalarTraits<StringValue> {
|
|
static void output(const StringValue &S, void *, llvm::raw_ostream &OS) {
|
|
OS << S.Value;
|
|
}
|
|
|
|
static StringRef input(StringRef Scalar, void *Ctx, StringValue &S) {
|
|
S.Value = Scalar.str();
|
|
if (const auto *Node =
|
|
reinterpret_cast<yaml::Input *>(Ctx)->getCurrentNode())
|
|
S.SourceRange = Node->getSourceRange();
|
|
return "";
|
|
}
|
|
|
|
static bool mustQuote(StringRef Scalar) { return needsQuotes(Scalar); }
|
|
};
|
|
|
|
} // end namespace yaml
|
|
} // end namespace llvm
|
|
|
|
LLVM_YAML_IS_SEQUENCE_VECTOR(llvm::yaml::StringValue)
|
|
|
|
namespace llvm {
|
|
namespace yaml {
|
|
|
|
struct MachineBasicBlock {
|
|
std::string Name;
|
|
unsigned Alignment = 0;
|
|
bool IsLandingPad = false;
|
|
bool AddressTaken = false;
|
|
// TODO: Serialize the successors and liveins.
|
|
|
|
std::vector<StringValue> Instructions;
|
|
};
|
|
|
|
template <> struct MappingTraits<MachineBasicBlock> {
|
|
static void mapping(IO &YamlIO, MachineBasicBlock &MBB) {
|
|
YamlIO.mapOptional("name", MBB.Name,
|
|
std::string()); // Don't print out an empty name.
|
|
YamlIO.mapOptional("alignment", MBB.Alignment);
|
|
YamlIO.mapOptional("isLandingPad", MBB.IsLandingPad);
|
|
YamlIO.mapOptional("addressTaken", MBB.AddressTaken);
|
|
YamlIO.mapOptional("instructions", MBB.Instructions);
|
|
}
|
|
};
|
|
|
|
} // end namespace yaml
|
|
} // end namespace llvm
|
|
|
|
LLVM_YAML_IS_SEQUENCE_VECTOR(llvm::yaml::MachineBasicBlock)
|
|
|
|
namespace llvm {
|
|
namespace yaml {
|
|
|
|
struct MachineFunction {
|
|
StringRef Name;
|
|
unsigned Alignment = 0;
|
|
bool ExposesReturnsTwice = false;
|
|
bool HasInlineAsm = false;
|
|
// Register information
|
|
bool IsSSA = false;
|
|
bool TracksRegLiveness = false;
|
|
bool TracksSubRegLiveness = false;
|
|
// TODO: Serialize virtual register definitions.
|
|
// TODO: Serialize the various register masks.
|
|
// TODO: Serialize live in registers.
|
|
|
|
std::vector<MachineBasicBlock> BasicBlocks;
|
|
};
|
|
|
|
template <> struct MappingTraits<MachineFunction> {
|
|
static void mapping(IO &YamlIO, MachineFunction &MF) {
|
|
YamlIO.mapRequired("name", MF.Name);
|
|
YamlIO.mapOptional("alignment", MF.Alignment);
|
|
YamlIO.mapOptional("exposesReturnsTwice", MF.ExposesReturnsTwice);
|
|
YamlIO.mapOptional("hasInlineAsm", MF.HasInlineAsm);
|
|
YamlIO.mapOptional("isSSA", MF.IsSSA);
|
|
YamlIO.mapOptional("tracksRegLiveness", MF.TracksRegLiveness);
|
|
YamlIO.mapOptional("tracksSubRegLiveness", MF.TracksSubRegLiveness);
|
|
YamlIO.mapOptional("body", MF.BasicBlocks);
|
|
}
|
|
};
|
|
|
|
} // end namespace yaml
|
|
} // end namespace llvm
|
|
|
|
#endif
|