mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-02-01 13:11:39 +01:00
b7a87300a2
Though such shifts are usually optimized away by combiner, we still can encounter them after a vector shift is legalized. llvm-svn: 231443
13 lines
276 B
LLVM
13 lines
276 B
LLVM
; RUN: llc < %s -march=x86 -mcpu=yonah | FileCheck %s
|
|
|
|
|
|
; Verify that we don't fail when shift by zero is encountered.
|
|
|
|
define i64 @test1(<2 x i64> %a) {
|
|
entry:
|
|
%c = shl <2 x i64> %a, <i64 0, i64 2>
|
|
%d = extractelement <2 x i64> %c, i32 0
|
|
ret i64 %d
|
|
}
|
|
; CHECK-LABEL: test1
|