mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-30 15:32:52 +01:00
9205705478
What we really want is to enable Swift by default for *v7s triples (and there already seems to be some logic which attempts to do that). In that case the iOS version doesn't matter. llvm-svn: 189763
46 lines
1.2 KiB
LLVM
46 lines
1.2 KiB
LLVM
; RUN: llc -mtriple=armv7-apple-ios6.0 -mcpu=swift < %s | FileCheck %s
|
|
; RUN: llc -mtriple=armv7-apple-ios6.0 < %s | FileCheck %s --check-prefix=CHECK-STRICT-ATOMIC
|
|
|
|
; Release operations only need the store barrier provided by a "dmb ishst",
|
|
|
|
define void @test_store_release(i32* %p, i32 %v) {
|
|
; CHECK-LABEL: test_store_release:
|
|
; CHECK: dmb ishst
|
|
; CHECK: str
|
|
|
|
; CHECK-STRICT-ATOMIC: dmb {{ish$}}
|
|
store atomic i32 %v, i32* %p release, align 4
|
|
ret void
|
|
}
|
|
|
|
; However, if sequential consistency is needed *something* must ensure a release
|
|
; followed by an acquire does not get reordered. In that case a "dmb ishst" is
|
|
; not adequate.
|
|
define i32 @test_seq_cst(i32* %p, i32 %v) {
|
|
; CHECK-LABEL: test_seq_cst:
|
|
; CHECK: dmb ishst
|
|
; CHECK: str
|
|
; CHECK: dmb {{ish$}}
|
|
; CHECK: ldr
|
|
; CHECK: dmb {{ish$}}
|
|
|
|
; CHECK-STRICT-ATOMIC: dmb {{ish$}}
|
|
; CHECK-STRICT-ATOMIC: dmb {{ish$}}
|
|
|
|
store atomic i32 %v, i32* %p seq_cst, align 4
|
|
%val = load atomic i32* %p seq_cst, align 4
|
|
ret i32 %val
|
|
}
|
|
|
|
; Also, pure acquire operations should definitely not have an ishst barrier.
|
|
|
|
define i32 @test_acq(i32* %addr) {
|
|
; CHECK-LABEL: test_acq:
|
|
; CHECK: ldr
|
|
; CHECK: dmb {{ish$}}
|
|
|
|
; CHECK-STRICT-ATOMIC: dmb {{ish$}}
|
|
%val = load atomic i32* %addr acquire, align 4
|
|
ret i32 %val
|
|
}
|