mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 20:43:44 +02:00
a1dd1dd26e
parameters if SM >= 2.0 - Update test cases to be more robust against register allocation changes - Bump up the number of registers to 128 per type - Include Python script to re-generate register file with any number of registers llvm-svn: 133736
25 lines
563 B
LLVM
25 lines
563 B
LLVM
; RUN: llc < %s -march=ptx32 | FileCheck %s
|
|
|
|
; preds
|
|
|
|
define ptx_device i32 @t1_and_preds(i1 %x, i1 %y) {
|
|
; CHECK: and.pred p{{[0-9]+}}, p{{[0-9]+}}, p{{[0-9]+}}
|
|
%c = and i1 %x, %y
|
|
%d = zext i1 %c to i32
|
|
ret i32 %d
|
|
}
|
|
|
|
define ptx_device i32 @t1_or_preds(i1 %x, i1 %y) {
|
|
; CHECK: or.pred p{{[0-9]+}}, p{{[0-9]+}}, p{{[0-9]+}}
|
|
%a = or i1 %x, %y
|
|
%b = zext i1 %a to i32
|
|
ret i32 %b
|
|
}
|
|
|
|
define ptx_device i32 @t1_xor_preds(i1 %x, i1 %y) {
|
|
; CHECK: xor.pred p{{[0-9]+}}, p{{[0-9]+}}, p{{[0-9]+}}
|
|
%a = xor i1 %x, %y
|
|
%b = zext i1 %a to i32
|
|
ret i32 %b
|
|
}
|