1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
llvm-mirror/test/MC
Thomas Lively 92eadd3cde [WebAssembly][SIMD] Rename shuffle, swizzle, and load_splats
These instructions previously used prefixes like v8x16 to signify that they were
agnostic between float and int interpretations. We renamed these instructions to
remove this form of prefix in https://github.com/WebAssembly/simd/issues/297 and
https://github.com/WebAssembly/simd/issues/316 and this commit brings the names
in LLVM up to date.

Differential Revision: https://reviews.llvm.org/D93722
2020-12-22 14:29:06 -08:00
..
AArch64 [AArch64] Updating .arch_extension negative tests 2020-12-18 15:57:11 +00:00
AMDGPU [AMDGPU][MC][NFC] Lit tests cleanup 2020-12-21 20:04:02 +03:00
ARM [llvm-readobj] - For SHT_REL relocations, don't display an addend. 2020-12-14 12:03:00 +03:00
AsmParser [AsmParser] make .ascii support spaces as separators 2020-12-20 22:41:00 -08:00
AVR
BPF
COFF [CodeView] Fix inline sites that are missing code offsets. 2020-12-07 13:01:53 -08:00
Disassembler [WebAssembly][SIMD] Rename shuffle, swizzle, and load_splats 2020-12-22 14:29:06 -08:00
ELF [MC][test] Reorganize .cfi_* tests 2020-12-21 17:18:28 -08:00
Hexagon
Lanai
MachO [Triple][MachO] Define "arm64e", an AArch64 subarch for Pointer Auth. 2020-12-03 07:53:59 -08:00
Mips [MC][ELF] Allow STT_SECTION referencing SHF_MERGE on REL targets 2020-12-20 18:37:14 -08:00
MSP430
PowerPC [PowerPC] Correct the bit-width definition for some imm operand in td. 2020-12-08 03:20:12 +00:00
RISCV [RISCV] V does not imply F. 2020-12-17 10:57:36 +08:00
Sparc
SystemZ [SystemZ] Adding extra extended mnemonics for SystemZ target 2020-12-02 08:25:31 -05:00
VE
WebAssembly [WebAssembly][SIMD] Rename shuffle, swizzle, and load_splats 2020-12-22 14:29:06 -08:00
X86 [MC][test] Reorganize .cfi_* tests 2020-12-21 17:18:28 -08:00