mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 12:12:47 +01:00
1864d6728d
x86-32: 32-bit calls were named "call" not "calll". 64-bit calls were correctly named "callq", so this only impacted x86-32. This fixes rdar://8456370 - llvm-mc rejects 'calll' This also exposes that mingw/64 is generating a 32-bit call instead of a 64-bit call, I will file a bugzilla. llvm-svn: 114534
46 lines
1.1 KiB
LLVM
46 lines
1.1 KiB
LLVM
; RUN: llc < %s -tailcallopt -mtriple=i686-linux-gnu | FileCheck %s
|
|
|
|
; Test the GHC call convention works (x86-32)
|
|
|
|
@base = external global i32 ; assigned to register: EBX
|
|
@sp = external global i32 ; assigned to register: EBP
|
|
@hp = external global i32 ; assigned to register: EDI
|
|
@r1 = external global i32 ; assigned to register: ESI
|
|
|
|
define void @zap(i32 %a, i32 %b) nounwind {
|
|
entry:
|
|
; CHECK: movl {{[0-9]*}}(%esp), %ebx
|
|
; CHECK-NEXT: movl {{[0-9]*}}(%esp), %ebp
|
|
; CHECK-NEXT: calll addtwo
|
|
%0 = call cc 10 i32 @addtwo(i32 %a, i32 %b)
|
|
; CHECK: calll foo
|
|
call void @foo() nounwind
|
|
ret void
|
|
}
|
|
|
|
define cc 10 i32 @addtwo(i32 %x, i32 %y) nounwind {
|
|
entry:
|
|
; CHECK: leal (%ebx,%ebp), %eax
|
|
%0 = add i32 %x, %y
|
|
; CHECK-NEXT: ret
|
|
ret i32 %0
|
|
}
|
|
|
|
define cc 10 void @foo() nounwind {
|
|
entry:
|
|
; CHECK: movl base, %ebx
|
|
; CHECK-NEXT: movl sp, %ebp
|
|
; CHECK-NEXT: movl hp, %edi
|
|
; CHECK-NEXT: movl r1, %esi
|
|
%0 = load i32* @r1
|
|
%1 = load i32* @hp
|
|
%2 = load i32* @sp
|
|
%3 = load i32* @base
|
|
; CHECK: jmp bar
|
|
tail call cc 10 void @bar( i32 %3, i32 %2, i32 %1, i32 %0 ) nounwind
|
|
ret void
|
|
}
|
|
|
|
declare cc 10 void @bar(i32, i32, i32, i32)
|
|
|