mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-24 05:23:45 +02:00
ece0160511
Add GlobalISel skeleton, up to the point where we can select a ret void. llvm-svn: 286573
43 lines
1.3 KiB
C++
43 lines
1.3 KiB
C++
//===- ARMInstructionSelector ------------------------------------*- C++ -*-==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
/// \file
|
|
/// This file declares the targeting of the InstructionSelector class for ARM.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_ARM_ARMINSTRUCTIONSELECTOR_H
|
|
#define LLVM_LIB_TARGET_ARM_ARMINSTRUCTIONSELECTOR_H
|
|
|
|
#include "llvm/CodeGen/GlobalISel/InstructionSelector.h"
|
|
|
|
namespace llvm {
|
|
class ARMBaseInstrInfo;
|
|
class ARMBaseRegisterInfo;
|
|
class ARMBaseTargetMachine;
|
|
class ARMRegisterBankInfo;
|
|
class ARMSubtarget;
|
|
|
|
class ARMInstructionSelector : public InstructionSelector {
|
|
public:
|
|
ARMInstructionSelector(const ARMBaseTargetMachine &TM,
|
|
const ARMSubtarget &STI,
|
|
const ARMRegisterBankInfo &RBI);
|
|
|
|
virtual bool select(MachineInstr &I) const override;
|
|
|
|
private:
|
|
const ARMBaseTargetMachine &TM;
|
|
const ARMSubtarget &STI;
|
|
const ARMBaseInstrInfo &TII;
|
|
const ARMBaseRegisterInfo &TRI;
|
|
const ARMRegisterBankInfo &RBI;
|
|
};
|
|
|
|
} // End llvm namespace.
|
|
#endif
|