1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
llvm-mirror/test/CodeGen/PowerPC/pcrel.ll
Stefan Pintilie 876dc10c73 [PowerPC] Add linker opt for PC Relative GOT indirect accesses
A linker optimization is available on PowerPC for GOT indirect PCRelative loads.

The idea is that we can mark a usual GOT indirect load:

pld 3, vec@got@pcrel(0), 1
lwa 3, 4(3)

With a relocation to say that if we don't need to go through the GOT we can let
the linker further optimize this and replace a load with a nop.

  pld 3, vec@got@pcrel(0), 1
.Lpcrel1:
.reloc .Lpcrel1-8,R_PPC64_PCREL_OPT,.-(.Lpcrel1-8)
  lwa 3, 4(3)

This patch adds the logic that allows the compiler to add the R_PPC64_PCREL_OPT.

Reviewers: nemanjai, lei, hfinkel, sfertile, efriedma, tstellar, grosbach

Reviewed By: nemanjai

Differential Revision: https://reviews.llvm.org/D79864
2020-07-22 09:08:23 -05:00

59 lines
1.9 KiB
LLVM

; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
; RUN: -mcpu=pwr10 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr < %s | \
; RUN: FileCheck %s --check-prefix=CHECK-S
; RUN: llc -verify-machineinstrs -target-abi=elfv2 -mtriple=powerpc64-- \
; RUN: -mcpu=pwr10 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr \
; RUN: --filetype=obj < %s | \
; RUN: llvm-objdump --mcpu=pwr10 -dr - | FileCheck %s --check-prefix=CHECK-O
; Constant Pool Index.
; CHECK-S-LABEL: ConstPool
; CHECK-S: plfd f1, .LCPI0_0@PCREL(0), 1
; CHECK-S: blr
; CHECK-O-LABEL: ConstPool
; CHECK-O: plfd 1, 0(0), 1
; CHECK-O-NEXT: R_PPC64_PCREL34 .rodata.cst8
; CHECK-O: blr
define dso_local double @ConstPool() local_unnamed_addr {
entry:
ret double 0x406ECAB439581062
}
@valIntLoc = common dso_local local_unnamed_addr global i32 0, align 4
define dso_local signext i32 @ReadLocalVarInt() local_unnamed_addr {
; CHECK-S-LABEL: ReadLocalVarInt
; CHECK-S: # %bb.0: # %entry
; CHECK-S-NEXT: plwa r3, valIntLoc@PCREL(0), 1
; CHECK-S-NEXT: blr
; CHECK-O-LABEL: ReadLocalVarInt
; CHECK-O: plwa 3, 0(0), 1
; CHECK-O-NEXT: R_PPC64_PCREL34 valIntLoc
; CHECK-O-NEXT: blr
entry:
%0 = load i32, i32* @valIntLoc, align 4
ret i32 %0
}
@valIntGlob = external global i32, align 4
define dso_local signext i32 @ReadGlobalVarInt() local_unnamed_addr {
; CHECK-S-LABEL: ReadGlobalVarInt
; CHECK-S: # %bb.0: # %entry
; CHECK-S-NEXT: pld r3, valIntGlob@got@pcrel(0), 1
; CHECK-S-NEXT: .Lpcrel:
; CHECK-S-NEXT: .reloc .Lpcrel-8,R_PPC64_PCREL_OPT,.-(.Lpcrel-8)
; CHECK-S-NEXT: lwa r3, 0(r3)
; CHECK-S-NEXT: blr
; CHECK-O-LABEL: ReadGlobalVarInt
; CHECK-O: pld 3, 0(0), 1
; CHECK-O-NEXT: R_PPC64_GOT_PCREL34 valIntGlob
; CHECK-O-NEXT: R_PPC64_PCREL_OPT *ABS*+0x8
; CHECK-O-NEXT: lwa 3, 0(3)
; CHECK-O-NEXT: blr
entry:
%0 = load i32, i32* @valIntGlob, align 4
ret i32 %0
}