mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
35af3967fc
Add tests to make sure common instructions are accepted in RV64 and not just RV32. Reviewed By: asb, frasercrmck Differential Revision: https://reviews.llvm.org/D95150
24 lines
1.3 KiB
ArmAsm
24 lines
1.3 KiB
ArmAsm
# RUN: not llvm-mc -triple riscv32 -mattr=+experimental-b,experimental-zbb < %s 2>&1 | FileCheck %s
|
|
|
|
# Too many operands
|
|
clz t0, t1, t2 # CHECK: :[[@LINE]]:13: error: invalid operand for instruction
|
|
# Too many operands
|
|
ctz t0, t1, t2 # CHECK: :[[@LINE]]:13: error: invalid operand for instruction
|
|
# Too many operands
|
|
cpop t0, t1, t2 # CHECK: :[[@LINE]]:14: error: invalid operand for instruction
|
|
# Too many operands
|
|
sext.b t0, t1, t2 # CHECK: :[[@LINE]]:16: error: invalid operand for instruction
|
|
# Too many operands
|
|
sext.h t0, t1, t2 # CHECK: :[[@LINE]]:16: error: invalid operand for instruction
|
|
# Too few operands
|
|
min t0, t1 # CHECK: :[[@LINE]]:1: error: too few operands for instruction
|
|
# Too few operands
|
|
max t0, t1 # CHECK: :[[@LINE]]:1: error: too few operands for instruction
|
|
# Too few operands
|
|
minu t0, t1 # CHECK: :[[@LINE]]:1: error: too few operands for instruction
|
|
# Too few operands
|
|
maxu t0, t1 # CHECK: :[[@LINE]]:1: error: too few operands for instruction
|
|
clzw t0, t1 # CHECK: :[[@LINE]]:1: error: instruction requires the following: RV64I Base Instruction Set
|
|
ctzw t0, t1 # CHECK: :[[@LINE]]:1: error: instruction requires the following: RV64I Base Instruction Set
|
|
cpopw t0, t1 # CHECK: :[[@LINE]]:1: error: instruction requires the following: RV64I Base Instruction Set
|