1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-26 06:22:56 +02:00
llvm-mirror/test/MC/AsmParser/X86
2010-07-22 21:18:49 +00:00
..
dg.exp MC/X86: Add a nice X86 assembler matcher test case from Kevin Enderby. 2010-01-29 23:32:40 +00:00
x86_32-bit_cat.s Fix assembly parsing and encoding of the pushf and popf family of 2010-05-20 16:16:00 +00:00
x86_32-bit.s xfail these tests temporarily to get teh buildbots back to happy land. 2010-03-14 07:32:48 +00:00
x86_32-encoding.s Add more 256-bit forms for a bunch of regular AVX instructions 2010-07-21 23:53:50 +00:00
x86_32-mismatched-add.s MC/X86: Add an XFAIL test where we aren't matching the correct instruction 2010-03-13 00:47:25 +00:00
x86_32-new-encoder.s X86: Mark JMP{32,64}[mr] as requires 32-bit/64-bit mode. They are the same 2010-07-19 20:44:16 +00:00
x86_64-encoding.s Add remaining AVX instructions (most of them dealing with GR64 destinations. This complete the assembler support for the general AVX ISA. But we still miss instructions from FMA3 and CLMUL specific feature flags, which are now the next step 2010-07-22 21:18:49 +00:00
x86_64-imm-widths.s MC/X86: Subdivide immediates a bit more, so that we properly recognize immediates based on the width of the target instruction. For example: 2010-05-22 21:02:33 +00:00
x86_64-incl_decl.s MC/X86/AsmMatcher: Use the new instruction cleanup routine to implement a 2010-03-18 20:06:02 +00:00
x86_64-new-encoder.s X86: Mark JMP{32,64}[mr] as requires 32-bit/64-bit mode. They are the same 2010-07-19 20:44:16 +00:00
x86_64-operands.s Teach the x86 mc assembler that %dr6 = %db6, this implements 2010-06-24 07:29:18 +00:00
x86_64-suffix-matching.s MC/X86: Extend suffix matching hack to match 'q' suffix. 2010-05-12 00:54:20 +00:00
x86_instructions.s X86-64: Mark WINCALL and more tail call instructions as code gen only. 2010-07-19 07:21:07 +00:00
x86_operands.s Revert r103137, fix for $ in labels. It looks like we can't actually handle this 2010-05-06 14:46:38 +00:00
x86_word_directive.s