mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-29 23:12:55 +01:00
57 lines
1.9 KiB
C++
57 lines
1.9 KiB
C++
//===- AlphaRegisterInfo.h - Alpha Register Information Impl ----*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file was developed by the LLVM research group and is distributed under
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the Alpha implementation of the MRegisterInfo class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef ALPHAREGISTERINFO_H
|
|
#define ALPHAREGISTERINFO_H
|
|
|
|
#include "llvm/Target/MRegisterInfo.h"
|
|
#include "AlphaGenRegisterInfo.h.inc"
|
|
|
|
namespace llvm {
|
|
|
|
class Type;
|
|
|
|
struct AlphaRegisterInfo : public AlphaGenRegisterInfo {
|
|
AlphaRegisterInfo();
|
|
|
|
/// Code Generation virtual methods...
|
|
void storeRegToStackSlot(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator MBBI,
|
|
unsigned SrcReg, int FrameIndex) const;
|
|
|
|
void loadRegFromStackSlot(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator MBBI,
|
|
unsigned DestReg, int FrameIndex) const;
|
|
|
|
void copyRegToReg(MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI,
|
|
unsigned DestReg, unsigned SrcReg,
|
|
const TargetRegisterClass *RC) const;
|
|
|
|
void eliminateCallFramePseudoInstr(MachineFunction &MF,
|
|
MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I) const;
|
|
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator II) const;
|
|
|
|
//void processFunctionBeforeFrameFinalized(MachineFunction &MF) const;
|
|
|
|
void emitPrologue(MachineFunction &MF) const;
|
|
void emitEpilogue(MachineFunction &MF, MachineBasicBlock &MBB) const;
|
|
|
|
static std::string getPrettyName(unsigned reg);
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif
|