mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 04:02:41 +01:00
94cdac52e5
The MicroBlaze is a highly configurable 32-bit soft-microprocessor for use on Xilinx FPGAs. For more information see: http://www.xilinx.com/tools/microblaze.htm http://en.wikipedia.org/wiki/MicroBlaze The current LLVM MicroBlaze backend generates assembly which can be compiled using the an appropriate binutils assembler. llvm-svn: 96969
71 lines
1.7 KiB
LLVM
71 lines
1.7 KiB
LLVM
; Ensure that all immediate values that are 32-bits or less can be loaded
|
|
; using a single instruction and that immediate values 64-bits or less can
|
|
; be loaded using two instructions.
|
|
;
|
|
; RUN: llc < %s -march=mblaze | FileCheck %s
|
|
; RUN: llc < %s -march=mblaze -mattr=+fpu | FileCheck -check-prefix=FPU %s
|
|
|
|
define i8 @retimm_i8() {
|
|
; CHECK: retimm_i8:
|
|
; CHECK: add
|
|
; CHECK-NEXT: rtsd
|
|
; FPU: retimm_i8:
|
|
; FPU: add
|
|
; FPU-NEXT: rtsd
|
|
ret i8 123
|
|
}
|
|
|
|
define i16 @retimm_i16() {
|
|
; CHECK: retimm_i16:
|
|
; CHECK: add
|
|
; CHECK-NEXT: rtsd
|
|
; FPU: retimm_i16:
|
|
; FPU: add
|
|
; FPU-NEXT: rtsd
|
|
ret i16 38212
|
|
}
|
|
|
|
define i32 @retimm_i32() {
|
|
; CHECK: retimm_i32:
|
|
; CHECK: add
|
|
; CHECK-NEXT: rtsd
|
|
; FPU: retimm_i32:
|
|
; FPU: add
|
|
; FPU-NEXT: rtsd
|
|
ret i32 2938128
|
|
}
|
|
|
|
define i64 @retimm_i64() {
|
|
; CHECK: retimm_i64:
|
|
; CHECK: add
|
|
; CHECK-NEXT: add
|
|
; CHECK-NEXT: rtsd
|
|
; FPU: retimm_i64:
|
|
; FPU: add
|
|
; FPU-NEXT: add
|
|
; FPU-NEXT: rtsd
|
|
ret i64 94581823
|
|
}
|
|
|
|
define float @retimm_float() {
|
|
; CHECK: retimm_float:
|
|
; CHECK: add
|
|
; CHECK-NEXT: rtsd
|
|
; FPU: retimm_float:
|
|
; FPU: or
|
|
; FPU: rtsd
|
|
ret float 12.0
|
|
}
|
|
|
|
define double @retimm_double() {
|
|
; CHECK: retimm_double:
|
|
; CHECK: add
|
|
; CHECK-NEXT: add
|
|
; CHECK-NEXT: rtsd
|
|
; FPU: retimm_double:
|
|
; FPU: add
|
|
; FPU-NEXT: add
|
|
; FPU-NEXT: rtsd
|
|
ret double 598382.39283873
|
|
}
|