mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 04:02:41 +01:00
a2fcb7f104
Octeon branches (bbit0/bbit032/bbit1/bbit132) have an immediate operand, so it is legal to have such replacement within MipsBranchExpansion::replaceBranch(). According to the specification, a branch (e.g. bbit0 ) looks like: bbit0 rs p offset // p is an immediate operand if !rs<p> then branch Without this patch, an assertion triggers in the method, and the problem has been found in the real example. Differential Revision: https://reviews.llvm.org/D76842
130 lines
5.3 KiB
C++
130 lines
5.3 KiB
C++
//===-- MipsSEInstrInfo.h - Mips32/64 Instruction Information ---*- C++ -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the Mips32/64 implementation of the TargetInstrInfo class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_MIPS_MIPSSEINSTRINFO_H
|
|
#define LLVM_LIB_TARGET_MIPS_MIPSSEINSTRINFO_H
|
|
|
|
#include "MipsInstrInfo.h"
|
|
#include "MipsSERegisterInfo.h"
|
|
|
|
namespace llvm {
|
|
|
|
class MipsSEInstrInfo : public MipsInstrInfo {
|
|
const MipsSERegisterInfo RI;
|
|
|
|
public:
|
|
explicit MipsSEInstrInfo(const MipsSubtarget &STI);
|
|
|
|
const MipsRegisterInfo &getRegisterInfo() const override;
|
|
|
|
/// isLoadFromStackSlot - If the specified machine instruction is a direct
|
|
/// load from a stack slot, return the virtual or physical register number of
|
|
/// the destination along with the FrameIndex of the loaded stack slot. If
|
|
/// not, return 0. This predicate must return 0 if the instruction has
|
|
/// any side effects other than loading from the stack slot.
|
|
unsigned isLoadFromStackSlot(const MachineInstr &MI,
|
|
int &FrameIndex) const override;
|
|
|
|
/// isStoreToStackSlot - If the specified machine instruction is a direct
|
|
/// store to a stack slot, return the virtual or physical register number of
|
|
/// the source reg along with the FrameIndex of the loaded stack slot. If
|
|
/// not, return 0. This predicate must return 0 if the instruction has
|
|
/// any side effects other than storing to the stack slot.
|
|
unsigned isStoreToStackSlot(const MachineInstr &MI,
|
|
int &FrameIndex) const override;
|
|
|
|
void copyPhysReg(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI,
|
|
const DebugLoc &DL, MCRegister DestReg, MCRegister SrcReg,
|
|
bool KillSrc) const override;
|
|
|
|
void storeRegToStack(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator MI,
|
|
Register SrcReg, bool isKill, int FrameIndex,
|
|
const TargetRegisterClass *RC,
|
|
const TargetRegisterInfo *TRI,
|
|
int64_t Offset) const override;
|
|
|
|
void loadRegFromStack(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator MI,
|
|
Register DestReg, int FrameIndex,
|
|
const TargetRegisterClass *RC,
|
|
const TargetRegisterInfo *TRI,
|
|
int64_t Offset) const override;
|
|
|
|
bool expandPostRAPseudo(MachineInstr &MI) const override;
|
|
|
|
bool isBranchWithImm(unsigned Opc) const override;
|
|
|
|
unsigned getOppositeBranchOpc(unsigned Opc) const override;
|
|
|
|
/// Adjust SP by Amount bytes.
|
|
void adjustStackPtr(unsigned SP, int64_t Amount, MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I) const override;
|
|
|
|
/// Emit a series of instructions to load an immediate. If NewImm is a
|
|
/// non-NULL parameter, the last instruction is not emitted, but instead
|
|
/// its immediate operand is returned in NewImm.
|
|
unsigned loadImmediate(int64_t Imm, MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator II, const DebugLoc &DL,
|
|
unsigned *NewImm) const;
|
|
|
|
protected:
|
|
/// If the specific machine instruction is a instruction that moves/copies
|
|
/// value from one register to another register return destination and source
|
|
/// registers as machine operands.
|
|
Optional<DestSourcePair>
|
|
isCopyInstrImpl(const MachineInstr &MI) const override;
|
|
|
|
private:
|
|
unsigned getAnalyzableBrOpc(unsigned Opc) const override;
|
|
|
|
void expandRetRA(MachineBasicBlock &MBB, MachineBasicBlock::iterator I) const;
|
|
|
|
void expandERet(MachineBasicBlock &MBB, MachineBasicBlock::iterator I) const;
|
|
|
|
std::pair<bool, bool> compareOpndSize(unsigned Opc,
|
|
const MachineFunction &MF) const;
|
|
|
|
void expandPseudoMFHiLo(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
|
|
unsigned NewOpc) const;
|
|
|
|
void expandPseudoMTLoHi(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
|
|
unsigned LoOpc, unsigned HiOpc,
|
|
bool HasExplicitDef) const;
|
|
|
|
/// Expand pseudo Int-to-FP conversion instructions.
|
|
///
|
|
/// For example, the following pseudo instruction
|
|
/// PseudoCVT_D32_W D2, A5
|
|
/// gets expanded into these two instructions:
|
|
/// MTC1 F4, A5
|
|
/// CVT_D32_W D2, F4
|
|
///
|
|
/// We do this expansion post-RA to avoid inserting a floating point copy
|
|
/// instruction between MTC1 and CVT_D32_W.
|
|
void expandCvtFPInt(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
|
|
unsigned CvtOpc, unsigned MovOpc, bool IsI64) const;
|
|
|
|
void expandExtractElementF64(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I, bool isMicroMips,
|
|
bool FP64) const;
|
|
void expandBuildPairF64(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I, bool isMicroMips,
|
|
bool FP64) const;
|
|
void expandEhReturn(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I) const;
|
|
};
|
|
|
|
}
|
|
|
|
#endif
|