1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
llvm-mirror/test/CodeGen
2018-06-11 06:20:24 +00:00
..
AArch64 [NFC][X86][AArch64] Reorganize/cleanup BZHI test patterns 2018-06-06 19:38:10 +00:00
AMDGPU [AMDGPU] Inline asm - added i16, half and i128 types support 2018-06-08 16:29:04 +00:00
ARC
ARM [NEON] Support VST1xN intrinsics in AArch32 mode (LLVM part) 2018-06-10 09:27:27 +00:00
AVR
BPF
Generic
Hexagon [Hexagon] Implement vector-pair zero as V6_vsubw_dv 2018-06-06 19:34:40 +00:00
Inputs
Lanai
Mips [mips] Add testcase for i64, i128 addition for the DSP ASE 2018-06-06 13:30:39 +00:00
MIR [MIRParser] Add parser support for 'true' and 'false' i1s. 2018-06-05 00:17:13 +00:00
MSP430
Nios2
NVPTX
PowerPC propagate fast math flags via IR on fma and sub expressions 2018-06-07 22:49:09 +00:00
RISCV
SPARC [Sparc] Add support for 13-bit PIC 2018-06-11 05:50:08 +00:00
SystemZ [BranchFolding] Fix live-in's when hoisting code 2018-06-07 07:20:33 +00:00
Thumb [ARM] Allow CMPZ transforms even if the input has multiple uses. 2018-06-08 21:16:56 +00:00
Thumb2
WebAssembly
WinCFGuard
WinEH
X86 [X86] Add test files for upgrade of vbmi2 expand load and compress store intrinsics that was done in r334381. 2018-06-11 06:20:24 +00:00
XCore