mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 03:23:01 +02:00
6b999dbbc0
This fixes PR22248 on s390x. The previous attempt at this was D19101, which was before LOAD_STACK_GUARD existed. Compared to the previous version, this always emits a rather ugly block of 4 instructions, involving a thread pointer load that can't be shared with other potential users. However, this is necessary for SSP - spilling the guard value (or thread pointer used to load it) is counter to the goal, since it could be overwritten along with the frame it protects. Differential Revision: http://reviews.llvm.org/D19363 llvm-svn: 267340
68 lines
2.3 KiB
C++
68 lines
2.3 KiB
C++
//===-- SystemZRegisterInfo.h - SystemZ register information ----*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZREGISTERINFO_H
|
|
#define LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZREGISTERINFO_H
|
|
|
|
#include "SystemZ.h"
|
|
#include "llvm/Target/TargetRegisterInfo.h"
|
|
|
|
#define GET_REGINFO_HEADER
|
|
#include "SystemZGenRegisterInfo.inc"
|
|
|
|
namespace llvm {
|
|
|
|
namespace SystemZ {
|
|
// Return the subreg to use for referring to the even and odd registers
|
|
// in a GR128 pair. Is32Bit says whether we want a GR32 or GR64.
|
|
inline unsigned even128(bool Is32bit) {
|
|
return Is32bit ? subreg_hl32 : subreg_h64;
|
|
}
|
|
inline unsigned odd128(bool Is32bit) {
|
|
return Is32bit ? subreg_l32 : subreg_l64;
|
|
}
|
|
} // end namespace SystemZ
|
|
|
|
struct SystemZRegisterInfo : public SystemZGenRegisterInfo {
|
|
public:
|
|
SystemZRegisterInfo();
|
|
|
|
/// getPointerRegClass - Return the register class to use to hold pointers.
|
|
/// This is currently only used by LOAD_STACK_GUARD, which requires a non-%r0
|
|
/// register, hence ADDR64.
|
|
const TargetRegisterClass *
|
|
getPointerRegClass(const MachineFunction &MF,
|
|
unsigned Kind=0) const override {
|
|
return &SystemZ::ADDR64BitRegClass;
|
|
}
|
|
|
|
// Override TargetRegisterInfo.h.
|
|
bool requiresRegisterScavenging(const MachineFunction &MF) const override {
|
|
return true;
|
|
}
|
|
bool requiresFrameIndexScavenging(const MachineFunction &MF) const override {
|
|
return true;
|
|
}
|
|
bool trackLivenessAfterRegAlloc(const MachineFunction &MF) const override {
|
|
return true;
|
|
}
|
|
const MCPhysReg *getCalleeSavedRegs(const MachineFunction *MF) const override;
|
|
const uint32_t *getCallPreservedMask(const MachineFunction &MF,
|
|
CallingConv::ID CC) const override;
|
|
BitVector getReservedRegs(const MachineFunction &MF) const override;
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator MI,
|
|
int SPAdj, unsigned FIOperandNum,
|
|
RegScavenger *RS) const override;
|
|
unsigned getFrameRegister(const MachineFunction &MF) const override;
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif
|