1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 10:42:39 +01:00
llvm-mirror/test/CodeGen
Simon Pilgrim c2e072d615 [X86][AVX] createVariablePermute - correctly extend same-sized-vector indices (PR50356)
D101838 incorrectly handled indices vectors of the same size but with higher element counts to just bitcast to the target indices type instead of performing a ZERO_EXTEND_VECTOR_INREG
2021-05-18 20:30:46 +01:00
..
AArch64 [AArch64][GlobalISel] Prefer mov for s32->s64 G_ZEXT 2021-05-18 10:00:00 -07:00
AMDGPU [GlobalISel] Simplify G_ICMP to true/false when the result is known 2021-05-18 09:26:41 -07:00
ARC
ARM
AVR
BPF
Generic
Hexagon
Inputs
Lanai
M68k
Mips
MIR
MSP430
NVPTX [Clang][NVPTX] Add NVPTX intrinsics and builtins for CUDA PTX redux.sync instructions 2021-05-17 09:46:59 -07:00
PowerPC [PowerPC] only check the load instruction result number 0. 2021-05-18 00:49:37 -04:00
RISCV [RISCV] Fix operand order in fixed-length VM(OR|AND)NOT patterns 2021-05-18 09:21:25 +01:00
SPARC
SystemZ
Thumb
Thumb2
VE
WebAssembly [WebAssembly] Nullify DBG_VALUE_LISTs in DebugValueManager 2021-05-17 13:47:36 -07:00
WinCFGuard
WinEH
X86 [X86][AVX] createVariablePermute - correctly extend same-sized-vector indices (PR50356) 2021-05-18 20:30:46 +01:00
XCore