1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 12:02:58 +02:00
llvm-mirror/test/CodeGen
2014-01-20 17:14:48 +00:00
..
AArch64 Revert r199628: "[AArch64 NEON] Fix a bug caused by undef lane when generating VEXT." 2014-01-20 08:18:01 +00:00
ARM Remove the useless pseudo instructions VDUPfdf and VDUPfqf, replacing them with patterns to match VDUPLN. 2014-01-20 17:14:48 +00:00
CPP Begin adding docs and IR-level support for the inalloca attribute 2013-12-19 02:14:12 +00:00
Generic Remove a failing test to get the buildbots back to green. 2014-01-06 00:43:09 +00:00
Hexagon Debug Info: update testing cases to specify the debug info version number. 2013-11-22 21:49:45 +00:00
Inputs Debug Info: update testing cases to specify the debug info version number. 2013-11-22 21:49:45 +00:00
Mips [mips][msa] Correct pattern for LSA 2014-01-17 15:40:05 +00:00
MSP430
NVPTX Fix non-deterministic SDNodeOrder-dependent codegen 2014-01-12 14:09:17 +00:00
PowerPC Implement initial-exec TLS for PPC32. 2013-12-20 18:08:54 +00:00
R600 Fix broken CHECK lines. 2014-01-11 21:06:00 +00:00
SPARC Always let value types influence register classes. 2014-01-14 06:18:38 +00:00
SystemZ [SystemZ] Flesh out stackrestore test (frame-11.ll) 2014-01-13 15:44:44 +00:00
Thumb Fix broken CHECK lines. 2014-01-11 21:06:00 +00:00
Thumb2 Fix PR 18369: [Thumbv8] asserts due to inconsistent CPSR liveness of IT blocks 2014-01-13 18:47:54 +00:00
X86 Fix misched-aa-colored.ll to require asserts (trying again) 2014-01-20 14:15:28 +00:00
XCore Fix broken CHECK lines. 2014-01-11 21:06:00 +00:00