1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-30 07:22:55 +01:00
llvm-mirror/test/CodeGen/ARM/2011-04-15-RegisterCmpPeephole.ll
Cameron Zwarich 5e9c2506d8 Add ORR and EOR to the CMP peephole optimizer. It's hard to get isel to generate
a case involving EOR, so I only added a test for ORR.

llvm-svn: 129610
2011-04-15 21:24:38 +00:00

42 lines
980 B
LLVM

; RUN: llc < %s -mtriple=thumbv7-apple-darwin10 | FileCheck %s
; CHECK: _f
; CHECK: adds
; CHECK-NOT: cmp
; CHECK: blxeq _h
define i32 @f(i32 %a, i32 %b) nounwind ssp {
entry:
%add = add nsw i32 %b, %a
%cmp = icmp eq i32 %add, 0
br i1 %cmp, label %if.then, label %if.end
if.then: ; preds = %entry
tail call void (...)* @h(i32 %a, i32 %b) nounwind
br label %if.end
if.end: ; preds = %if.then, %entry
ret i32 %add
}
; CHECK: _g
; CHECK: orrs
; CHECK-NOT: cmp
; CHECK: blxeq _h
define i32 @g(i32 %a, i32 %b) nounwind ssp {
entry:
%add = or i32 %b, %a
%cmp = icmp eq i32 %add, 0
br i1 %cmp, label %if.then, label %if.end
if.then: ; preds = %entry
tail call void (...)* @h(i32 %a, i32 %b) nounwind
br label %if.end
if.end: ; preds = %if.then, %entry
ret i32 %add
}
declare void @h(...)