mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-30 07:22:55 +01:00
3a1cb40149
A vectorized sitfp on doubles will get scalarized to a sequence of an extract_element of <2 x i32>, a bitcast to f32 and a sitofp. Due to the the extract_element, and the bitcast we will uneccessarily generate moves between scalar and vector registers. The patch fixes this by using a COPY_TO_REGCLASS and a EXTRACT_SUBREG to extract the element from the vector instead. radar://13191881 llvm-svn: 175520
43 lines
1.3 KiB
LLVM
43 lines
1.3 KiB
LLVM
; RUN: llc < %s -march=arm -mattr=+neon | FileCheck %s
|
|
|
|
; PR12540: ARM backend lowering of FP_ROUND v2f64 to v2f32.
|
|
define <2 x float> @vtrunc(<2 x double> %a) {
|
|
; CHECK: vcvt.f32.f64 [[S0:s[0-9]+]], [[D0:d[0-9]+]]
|
|
; CHECK: vcvt.f32.f64 [[S1:s[0-9]+]], [[D1:d[0-9]+]]
|
|
%vt = fptrunc <2 x double> %a to <2 x float>
|
|
ret <2 x float> %vt
|
|
}
|
|
|
|
define <2 x double> @vextend(<2 x float> %a) {
|
|
; CHECK: vcvt.f64.f32 [[D0:d[0-9]+]], [[S0:s[0-9]+]]
|
|
; CHECK: vcvt.f64.f32 [[D1:d[0-9]+]], [[S1:s[0-9]+]]
|
|
%ve = fpext <2 x float> %a to <2 x double>
|
|
ret <2 x double> %ve
|
|
}
|
|
|
|
; We used to generate vmovs between scalar and vfp/neon registers.
|
|
; CHECK: vsitofp_double
|
|
define void @vsitofp_double(<2 x i32>* %loadaddr,
|
|
<2 x double>* %storeaddr) {
|
|
%v0 = load <2 x i32>* %loadaddr
|
|
; CHECK: vldr
|
|
; CHECK-NEXT: vcvt.f64.s32
|
|
; CHECK-NEXT: vcvt.f64.s32
|
|
; CHECK-NEXT: vst
|
|
%r = sitofp <2 x i32> %v0 to <2 x double>
|
|
store <2 x double> %r, <2 x double>* %storeaddr
|
|
ret void
|
|
}
|
|
; CHECK: vuitofp_double
|
|
define void @vuitofp_double(<2 x i32>* %loadaddr,
|
|
<2 x double>* %storeaddr) {
|
|
%v0 = load <2 x i32>* %loadaddr
|
|
; CHECK: vldr
|
|
; CHECK-NEXT: vcvt.f64.u32
|
|
; CHECK-NEXT: vcvt.f64.u32
|
|
; CHECK-NEXT: vst
|
|
%r = uitofp <2 x i32> %v0 to <2 x double>
|
|
store <2 x double> %r, <2 x double>* %storeaddr
|
|
ret void
|
|
}
|