mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
a50063c53c
This patch adds support for the RISC-V hard float ABIs, building on top of rL355771, which added basic target-abi parsing and MC layer support. It also builds on some re-organisations and expansion of the upstream ABI and calling convention tests which were recently committed directly upstream. A number of aspects of the RISC-V float hard float ABIs require frontend support (e.g. flattening of structs and passing int+fp for fp+fp structs in a pair of registers), and will be addressed in a Clang patch. As can be seen from the tests, it would be worthwhile extending RISCVMergeBaseOffsets to handle constant pool as well as global accesses. Differential Revision: https://reviews.llvm.org/D59357 llvm-svn: 357352
66 lines
2.3 KiB
TableGen
66 lines
2.3 KiB
TableGen
//===-- RISCVCallingConv.td - Calling Conventions RISCV ----*- tablegen -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This describes the calling conventions for the RISCV architecture.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// The RISC-V calling convention is handled with custom code in
|
|
// RISCVISelLowering.cpp (CC_RISCV).
|
|
|
|
def CSR_ILP32_LP64
|
|
: CalleeSavedRegs<(add X1, X3, X4, X8, X9, (sequence "X%u", 18, 27))>;
|
|
|
|
def CSR_ILP32F_LP64F
|
|
: CalleeSavedRegs<(add CSR_ILP32_LP64,
|
|
F8_32, F9_32, (sequence "F%u_32", 18, 27))>;
|
|
|
|
def CSR_ILP32D_LP64D
|
|
: CalleeSavedRegs<(add CSR_ILP32_LP64,
|
|
F8_64, F9_64, (sequence "F%u_64", 18, 27))>;
|
|
|
|
// Needed for implementation of RISCVRegisterInfo::getNoPreservedMask()
|
|
def CSR_NoRegs : CalleeSavedRegs<(add)>;
|
|
|
|
// Interrupt handler needs to save/restore all registers that are used,
|
|
// both Caller and Callee saved registers.
|
|
def CSR_Interrupt : CalleeSavedRegs<(add X1,
|
|
(sequence "X%u", 3, 9),
|
|
(sequence "X%u", 10, 11),
|
|
(sequence "X%u", 12, 17),
|
|
(sequence "X%u", 18, 27),
|
|
(sequence "X%u", 28, 31))>;
|
|
|
|
// Same as CSR_Interrupt, but including all 32-bit FP registers.
|
|
def CSR_XLEN_F32_Interrupt: CalleeSavedRegs<(add X1,
|
|
(sequence "X%u", 3, 9),
|
|
(sequence "X%u", 10, 11),
|
|
(sequence "X%u", 12, 17),
|
|
(sequence "X%u", 18, 27),
|
|
(sequence "X%u", 28, 31),
|
|
(sequence "F%u_32", 0, 7),
|
|
(sequence "F%u_32", 10, 11),
|
|
(sequence "F%u_32", 12, 17),
|
|
(sequence "F%u_32", 28, 31),
|
|
(sequence "F%u_32", 8, 9),
|
|
(sequence "F%u_32", 18, 27))>;
|
|
|
|
// Same as CSR_Interrupt, but including all 64-bit FP registers.
|
|
def CSR_XLEN_F64_Interrupt: CalleeSavedRegs<(add X1,
|
|
(sequence "X%u", 3, 9),
|
|
(sequence "X%u", 10, 11),
|
|
(sequence "X%u", 12, 17),
|
|
(sequence "X%u", 18, 27),
|
|
(sequence "X%u", 28, 31),
|
|
(sequence "F%u_64", 0, 7),
|
|
(sequence "F%u_64", 10, 11),
|
|
(sequence "F%u_64", 12, 17),
|
|
(sequence "F%u_64", 28, 31),
|
|
(sequence "F%u_64", 8, 9),
|
|
(sequence "F%u_64", 18, 27))>;
|