1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
llvm-mirror/test/Transforms/PGOProfile
Hiroshi Yamauchi 17471bc5c6 [PGO][CHR] Guard against 0-to-0 branch weight and avoid division by zero crash.
Summary: This fixes a crash in internal builds under SamplePGO.

Reviewers: davidxl

Subscribers: hiraditya, llvm-commits

Tags: #llvm

Differential Revision: https://reviews.llvm.org/D72653
2020-01-13 14:38:58 -08:00
..
Inputs [PGO] Change hardcoded thresholds for cold/inlinehint to use summary 2019-09-17 23:12:13 +00:00
X86 Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
branch1.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
branch2.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
chr.ll [PGO][CHR] Guard against 0-to-0 branch weight and avoid division by zero crash. 2020-01-13 14:38:58 -08:00
comdat_internal.ll [PGO] Don't group COMDAT variables for compiler generated profile variables in ELF 2019-09-30 18:11:22 +00:00
comdat_rename.ll
counter_promo_exit_merge.ll
counter_promo_mexits.ll
counter_promo_nest.ll
counter_promo.ll
criticaledge.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
cspgo_profile_summary.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
diag_FE_profile.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
diag_mismatch.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
diag_no_funcprofdata.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
diag_no_profile.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
diag_no_value_sites.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
do-not-instrument.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
func_entry.ll [PGO] Change hardcoded thresholds for cold/inlinehint to use summary 2019-09-17 23:12:13 +00:00
icp_covariant_call_return.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
icp_covariant_invoke_return.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
icp_invoke_nouse.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
icp_invoke.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
icp_mismatch_msg.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
icp_sample.ll
icp_vararg.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
indirect_call_annotation.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
indirect_call_profile.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
indirect_call_promotion_byval.ll
indirect_call_promotion_vla.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
indirect_call_promotion.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
indirectbr.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
infinite_loop_gen.ll
infinite_loop.ll
irreducible.ll
landingpad.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
large_count_remarks.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
loop1.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
loop2.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
memcpy.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
memop_clone.ll
memop_size_annotation.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
memop_size_from_strlen.ll
memop_size_opt_zero.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
memop_size_opt.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
misexpect-branch-correct.ll Reland "clang-misexpect: Profile Guided Validation of Performance Annotations in LLVM" 2019-09-11 16:19:50 +00:00
misexpect-branch-stripped.ll Reland "clang-misexpect: Profile Guided Validation of Performance Annotations in LLVM" 2019-09-11 16:19:50 +00:00
misexpect-branch-unpredictable.ll Reland "clang-misexpect: Profile Guided Validation of Performance Annotations in LLVM" 2019-09-11 16:19:50 +00:00
misexpect-branch.ll Reland "clang-misexpect: Profile Guided Validation of Performance Annotations in LLVM" 2019-09-11 16:19:50 +00:00
misexpect-switch-default.ll Reland "clang-misexpect: Profile Guided Validation of Performance Annotations in LLVM" 2019-09-11 16:19:50 +00:00
misexpect-switch.ll Reland "clang-misexpect: Profile Guided Validation of Performance Annotations in LLVM" 2019-09-11 16:19:50 +00:00
multiple_hash_profile.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
noreturncall.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
PR28219.ll
PR41279_2.ll
PR41279.ll
preinline.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
remap.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
select1.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
select2.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
select_hash_conflict.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
single_bb.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
split-indirectbr-critical-edges.ll
statics_counter_naming.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
switch.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
thinlto_cspgo_gen.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
thinlto_cspgo_use.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
thinlto_indirect_call_promotion.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
thinlto_samplepgo_icp2.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
thinlto_samplepgo_icp3.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
thinlto_samplepgo_icp_droppeddead.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
thinlto_samplepgo_icp.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00
unreachable_bb.ll Reland "Change the X86 datalayout to add three address spaces 2019-09-10 23:15:38 +00:00