mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 19:12:56 +02:00
ec787a7fca
This sets trackLivenessAfterRegAlloc on AVRRegisterInfo.
Most existing targets set this flag. Without it, specific IR inputs
cause LLVM to fail with:
Assertion failed: (getParent()->getProperties().hasProperty( MachineFunctionProperties::Property::TracksLiveness) &&
"Liveness information is accurate"), function livein_begin
file MachineBasicBlock.cpp, line 1354.
With this commit, this no longer happens.
Patch by Peter Nimmervoll.
llvm-svn: 334409
64 lines
2.0 KiB
C++
64 lines
2.0 KiB
C++
//===-- AVRRegisterInfo.h - AVR Register Information Impl -------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the AVR implementation of the TargetRegisterInfo class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_AVR_REGISTER_INFO_H
|
|
#define LLVM_AVR_REGISTER_INFO_H
|
|
|
|
#include "llvm/CodeGen/TargetRegisterInfo.h"
|
|
|
|
#define GET_REGINFO_HEADER
|
|
#include "AVRGenRegisterInfo.inc"
|
|
|
|
namespace llvm {
|
|
|
|
/// Utilities relating to AVR registers.
|
|
class AVRRegisterInfo : public AVRGenRegisterInfo {
|
|
public:
|
|
AVRRegisterInfo();
|
|
|
|
public:
|
|
const uint16_t *
|
|
getCalleeSavedRegs(const MachineFunction *MF = 0) const override;
|
|
const uint32_t *getCallPreservedMask(const MachineFunction &MF,
|
|
CallingConv::ID CC) const override;
|
|
BitVector getReservedRegs(const MachineFunction &MF) const override;
|
|
|
|
const TargetRegisterClass *
|
|
getLargestLegalSuperClass(const TargetRegisterClass *RC,
|
|
const MachineFunction &MF) const override;
|
|
|
|
/// Stack Frame Processing Methods
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj,
|
|
unsigned FIOperandNum,
|
|
RegScavenger *RS = NULL) const override;
|
|
|
|
unsigned getFrameRegister(const MachineFunction &MF) const override;
|
|
|
|
const TargetRegisterClass *
|
|
getPointerRegClass(const MachineFunction &MF,
|
|
unsigned Kind = 0) const override;
|
|
|
|
/// Splits a 16-bit `DREGS` register into the lo/hi register pair.
|
|
/// \param Reg A 16-bit register to split.
|
|
void splitReg(unsigned Reg, unsigned &LoReg, unsigned &HiReg) const;
|
|
|
|
bool trackLivenessAfterRegAlloc(const MachineFunction &) const override {
|
|
return true;
|
|
}
|
|
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif // LLVM_AVR_REGISTER_INFO_H
|