Simon Pilgrim 80157bd480 [CostModel][X86] Add CTLZ scalar costs ... Add specific scalar costs for CTLZ instructions, we can't discriminate between CTLZ and CTLZ_ZERO_UNDEF so we have to assume the worst. Given how BSR is often a microcoded nightmare on some older targets we might still be underestimating it. For targets supporting LZCNT (Intel Haswell+ or AMD Fam10+), we provide overrides that assume 1cy costs. llvm-svn: 374786		2019-10-14 16:30:17 +00:00
..
AArch64	[CostModel] Model all extractvalues as free.	2019-08-29 11:50:30 +00:00
AMDGPU	TTI: Improve default costs for addrspacecast	2019-06-03 18:41:34 +00:00
ARM	[ARM] MVE sext costs	2019-08-19 09:13:22 +00:00
PowerPC	Recommit [PowerPC] Update P9 vector costs for insert/extract	2019-08-26 19:26:08 +00:00
RISCV	[lit] Delete empty lines at the end of lit.local.cfg NFC	2019-06-17 09:51:07 +00:00
SystemZ	[SystemZ] Support z15 processor name	2019-09-20 23:04:45 +00:00
X86	[CostModel][X86] Add CTLZ scalar costs	2019-10-14 16:30:17 +00:00
no_info.ll