mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 02:52:53 +02:00
00bbf66f21
This reverts commit e9f22fd4293a65bcdcf1b18b91c72f63e5e9e45b. When building with -DLLVM_USE_SANITIZER="Thread", check-llvm has 70 failing tests with this revision, and 29 without this revision.
38 lines
1.2 KiB
C++
38 lines
1.2 KiB
C++
//===-- RISCVRegisterBankInfo.h ---------------------------------*- C++ -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
/// \file
|
|
/// This file declares the targeting of the RegisterBankInfo class for RISCV.
|
|
/// \todo This should be generated by TableGen.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_RISCV_RISCVREGISTERBANKINFO_H
|
|
#define LLVM_LIB_TARGET_RISCV_RISCVREGISTERBANKINFO_H
|
|
|
|
#include "llvm/CodeGen/GlobalISel/RegisterBankInfo.h"
|
|
|
|
#define GET_REGBANK_DECLARATIONS
|
|
#include "RISCVGenRegisterBank.inc"
|
|
|
|
namespace llvm {
|
|
|
|
class TargetRegisterInfo;
|
|
|
|
class RISCVGenRegisterBankInfo : public RegisterBankInfo {
|
|
protected:
|
|
#define GET_TARGET_REGBANK_CLASS
|
|
#include "RISCVGenRegisterBank.inc"
|
|
};
|
|
|
|
/// This class provides the information for the target register banks.
|
|
class RISCVRegisterBankInfo final : public RISCVGenRegisterBankInfo {
|
|
public:
|
|
RISCVRegisterBankInfo(const TargetRegisterInfo &TRI);
|
|
};
|
|
} // end namespace llvm
|
|
#endif
|