.. |
AsmParser
|
Delete more dead code.
|
2016-06-21 21:51:41 +00:00 |
Disassembler
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
MCTargetDesc
|
MC] Provide an MCTargetOptions to implementors of MCAsmBackendCtorTy, NFC
|
2016-07-25 17:18:28 +00:00 |
TargetInfo
|
|
|
BitTracker.cpp
|
[Hexagon] Rerun bit tracker on new instructions in RIE
|
2016-07-26 19:08:45 +00:00 |
BitTracker.h
|
[Hexagon] Rerun bit tracker on new instructions in RIE
|
2016-07-26 19:08:45 +00:00 |
CMakeLists.txt
|
[Hexagon] Generate vector printing instructions
|
2016-08-01 19:36:39 +00:00 |
Hexagon.h
|
|
|
Hexagon.td
|
[Hexagon] Add target feature to generate long calls
|
2016-07-25 14:42:11 +00:00 |
HexagonAsmPrinter.cpp
|
[Hexagon] Add support for proper handling of H and L constraints
|
2016-07-26 17:31:02 +00:00 |
HexagonAsmPrinter.h
|
|
|
HexagonBitSimplify.cpp
|
[HexagonBitSimplify] Remove dead code.
|
2016-07-30 22:07:18 +00:00 |
HexagonBitTracker.cpp
|
MachineFunction: Return reference for getFrameInfo(); NFC
|
2016-07-28 18:40:00 +00:00 |
HexagonBitTracker.h
|
Hexagon: Avoid implicit iterator conversions, NFC
|
2016-07-12 01:55:32 +00:00 |
HexagonBlockRanges.cpp
|
[hexagon] Move BlockRanges and RDF stuff into the llvm namespace.
|
2016-05-27 10:06:40 +00:00 |
HexagonBlockRanges.h
|
[hexagon] Move BlockRanges and RDF stuff into the llvm namespace.
|
2016-05-27 10:06:40 +00:00 |
HexagonBranchRelaxation.cpp
|
[Hexagon] Referencify MachineInstr in HexagonInstrInfo, NFC
|
2016-07-29 21:49:42 +00:00 |
HexagonCallingConv.td
|
|
|
HexagonCFGOptimizer.cpp
|
Hexagon: Avoid implicit iterator conversions, NFC
|
2016-07-12 01:55:32 +00:00 |
HexagonCommonGEP.cpp
|
[scan-build] fix dead store warnings emitted on LLVM Hexagon code base
|
2016-05-13 13:13:59 +00:00 |
HexagonConstPropagation.cpp
|
[HexagonConstPropagation] Remove dead code.
|
2016-07-30 22:07:21 +00:00 |
HexagonCopyToCombine.cpp
|
[Hexagon] Referencify MachineInstr in HexagonInstrInfo, NFC
|
2016-07-29 21:49:42 +00:00 |
HexagonEarlyIfConv.cpp
|
Replace MachineInstr* with MachineInstr& in TargetInstrInfo, NFC
|
2016-08-01 17:55:48 +00:00 |
HexagonExpandCondsets.cpp
|
Hexagon: Avoid implicit iterator conversions, NFC
|
2016-07-12 01:55:32 +00:00 |
HexagonFixupHwLoops.cpp
|
[Hexagon] Referencify MachineInstr in HexagonInstrInfo, NFC
|
2016-07-29 21:49:42 +00:00 |
HexagonFrameLowering.cpp
|
[Hexagon] Check for offset overflow when reserving scavenging slots
|
2016-08-01 17:15:30 +00:00 |
HexagonFrameLowering.h
|
[Hexagon] Check for offset overflow when reserving scavenging slots
|
2016-08-01 17:15:30 +00:00 |
HexagonGenExtract.cpp
|
Add optimization bisect opt-in calls for Hexagon passes
|
2016-04-26 19:46:28 +00:00 |
HexagonGenInsert.cpp
|
[Hexagon] Referencify MachineInstr in HexagonInstrInfo, NFC
|
2016-07-29 21:49:42 +00:00 |
HexagonGenMux.cpp
|
Hexagon: Avoid implicit iterator conversions, NFC
|
2016-07-12 01:55:32 +00:00 |
HexagonGenPredicate.cpp
|
Hexagon: Avoid implicit iterator conversions, NFC
|
2016-07-12 01:55:32 +00:00 |
HexagonHardwareLoops.cpp
|
[Hexagon] Find speculative loop preheader in hardware loop generation
|
2016-07-27 21:20:54 +00:00 |
HexagonHazardRecognizer.cpp
|
[Hexagon] Referencify MachineInstr in HexagonInstrInfo, NFC
|
2016-07-29 21:49:42 +00:00 |
HexagonHazardRecognizer.h
|
Fix license information in the file header
|
2016-07-29 14:04:17 +00:00 |
HexagonInstrAlias.td
|
[Hexagon] Treat all conditional branches as predicted (not-taken by default)
|
2016-05-09 18:22:07 +00:00 |
HexagonInstrEnc.td
|
|
|
HexagonInstrFormats.td
|
[Hexagon] Update instruction itineraries
|
2016-07-15 16:58:34 +00:00 |
HexagonInstrFormatsV4.td
|
[Hexagon] Update instruction itineraries
|
2016-07-15 16:58:34 +00:00 |
HexagonInstrFormatsV60.td
|
|
|
HexagonInstrInfo.cpp
|
Replace MachineInstr* with MachineInstr& in TargetInstrInfo, NFC
|
2016-08-01 17:55:48 +00:00 |
HexagonInstrInfo.h
|
Replace MachineInstr* with MachineInstr& in TargetInstrInfo, NFC
|
2016-08-01 17:55:48 +00:00 |
HexagonInstrInfo.td
|
[Hexagon] Update instruction itineraries
|
2016-07-15 16:58:34 +00:00 |
HexagonInstrInfoV3.td
|
[Hexagon] Register save/restore functions do not follow regular conventions
|
2016-04-25 17:49:44 +00:00 |
HexagonInstrInfoV4.td
|
[Hexagon] Update instruction itineraries
|
2016-07-15 16:58:34 +00:00 |
HexagonInstrInfoV5.td
|
|
|
HexagonInstrInfoV60.td
|
[Hexagon] Custom lower VECTOR_SHUFFLE and EXTRACT_SUBVECTOR for HVX
|
2016-07-29 16:44:27 +00:00 |
HexagonInstrInfoVector.td
|
[Hexagon] Equally-sized vectors are equivalent in ISel (except vNi1)
|
2016-06-27 15:08:22 +00:00 |
HexagonIntrinsics.td
|
[Hexagon] Handle operand type differences for A2_tfrpi
|
2016-05-05 15:29:47 +00:00 |
HexagonIntrinsicsDerived.td
|
|
|
HexagonIntrinsicsV3.td
|
|
|
HexagonIntrinsicsV4.td
|
[Hexagon] Use common Pat classes for selecting code for intrinsics
|
2016-04-22 18:05:55 +00:00 |
HexagonIntrinsicsV5.td
|
[Hexagon] Use common Pat classes for selecting code for intrinsics
|
2016-04-22 18:05:55 +00:00 |
HexagonIntrinsicsV60.td
|
[Hexagon] Use common Pat classes for selecting code for intrinsics
|
2016-04-22 18:05:55 +00:00 |
HexagonISelDAGToDAG.cpp
|
[Hexagon] Tidy up some code, NFC: reapply r277372 with a fix
|
2016-08-01 20:31:50 +00:00 |
HexagonISelLowering.cpp
|
[Hexagon] Tidy up some code, NFC: reapply r277372 with a fix
|
2016-08-01 20:31:50 +00:00 |
HexagonISelLowering.h
|
[Hexagon] Custom lower VECTOR_SHUFFLE and EXTRACT_SUBVECTOR for HVX
|
2016-07-29 16:44:27 +00:00 |
HexagonIsetDx.td
|
|
|
HexagonMachineFunctionInfo.cpp
|
|
|
HexagonMachineFunctionInfo.h
|
|
|
HexagonMachineScheduler.cpp
|
[Hexagon] Referencify MachineInstr in HexagonInstrInfo, NFC
|
2016-07-29 21:49:42 +00:00 |
HexagonMachineScheduler.h
|
[Hexagon] Add verbose debugging mode to Hexagon MI Scheduler
|
2016-07-18 15:47:25 +00:00 |
HexagonMCInstLower.cpp
|
|
|
HexagonNewValueJump.cpp
|
Hexagon: Avoid implicit iterator conversions, NFC
|
2016-07-12 01:55:32 +00:00 |
HexagonOperands.td
|
[Hexagon] Improve patterns with stack-based addressing
|
2016-07-15 15:35:52 +00:00 |
HexagonOptAddrMode.cpp
|
[Hexagon] Referencify MachineInstr in HexagonInstrInfo, NFC
|
2016-07-29 21:49:42 +00:00 |
HexagonOptimizeSZextends.cpp
|
Add optimization bisect opt-in calls for Hexagon passes
|
2016-04-26 19:46:28 +00:00 |
HexagonPeephole.cpp
|
Hexagon: Avoid implicit iterator conversions, NFC
|
2016-07-12 01:55:32 +00:00 |
HexagonRDF.cpp
|
|
|
HexagonRDF.h
|
[hexagon] Move BlockRanges and RDF stuff into the llvm namespace.
|
2016-05-27 10:06:40 +00:00 |
HexagonRDFOpt.cpp
|
[Hexagon] Referencify MachineInstr in HexagonInstrInfo, NFC
|
2016-07-29 21:49:42 +00:00 |
HexagonRegisterInfo.cpp
|
Run clang-tidy's performance-unnecessary-copy-initialization over LLVM.
|
2016-06-12 17:30:47 +00:00 |
HexagonRegisterInfo.h
|
[Hexagon] Make getCallerSavedRegs specific to a register class
|
2016-05-16 18:02:28 +00:00 |
HexagonRegisterInfo.td
|
[Hexagon] Separate C8 and USR to avoid unwanted subregister composition
|
2016-05-28 01:51:16 +00:00 |
HexagonSchedule.td
|
|
|
HexagonScheduleV4.td
|
[Hexagon] Update instruction itineraries
|
2016-07-15 16:58:34 +00:00 |
HexagonScheduleV55.td
|
[Hexagon] Update instruction itineraries
|
2016-07-15 16:58:34 +00:00 |
HexagonScheduleV60.td
|
[Hexagon] Update instruction itineraries
|
2016-07-15 16:58:34 +00:00 |
HexagonSelectCCInfo.td
|
|
|
HexagonSelectionDAGInfo.cpp
|
[Hexagon] Add target feature to generate long calls
|
2016-07-25 14:42:11 +00:00 |
HexagonSelectionDAGInfo.h
|
Pass DebugLoc and SDLoc by const ref.
|
2016-06-12 15:39:02 +00:00 |
HexagonSplitConst32AndConst64.cpp
|
Hexagon: Avoid implicit iterator conversions, NFC
|
2016-07-12 01:55:32 +00:00 |
HexagonSplitDouble.cpp
|
[CodeGen] Take a MachineMemOperand::Flags in MachineFunction::getMachineMemOperand.
|
2016-07-15 18:26:59 +00:00 |
HexagonStoreWidening.cpp
|
Add optimization bisect opt-in calls for Hexagon passes
|
2016-04-26 19:46:28 +00:00 |
HexagonSubtarget.cpp
|
Replace MachineInstr* with MachineInstr& in TargetInstrInfo, NFC
|
2016-08-01 17:55:48 +00:00 |
HexagonSubtarget.h
|
[Hexagon] Referencify MachineInstr in HexagonInstrInfo, NFC
|
2016-07-29 21:49:42 +00:00 |
HexagonSystemInst.td
|
[Hexagon] Add definitions for trap/pause instructions
|
2016-04-22 16:25:00 +00:00 |
HexagonTargetMachine.cpp
|
[Hexagon] Generate vector printing instructions
|
2016-08-01 19:36:39 +00:00 |
HexagonTargetMachine.h
|
Delete Reloc::Default.
|
2016-05-18 22:04:49 +00:00 |
HexagonTargetObjectFile.cpp
|
[Hexagon] Expand handling of the small-data/bss section
|
2016-04-21 18:56:45 +00:00 |
HexagonTargetObjectFile.h
|
[Hexagon] Expand handling of the small-data/bss section
|
2016-04-21 18:56:45 +00:00 |
HexagonTargetStreamer.h
|
|
|
HexagonTargetTransformInfo.cpp
|
[Hexagon] Use loop data prefetch on Hexagon
|
2016-07-22 14:22:43 +00:00 |
HexagonTargetTransformInfo.h
|
[Hexagon] Use loop data prefetch on Hexagon
|
2016-07-22 14:22:43 +00:00 |
HexagonVectorPrint.cpp
|
HexagonVectorPrint.cpp: Fix r277370. Don't use getInstrVecReg() in the expression of assert(). It has side effects.
|
2016-08-02 11:59:16 +00:00 |
HexagonVLIWPacketizer.cpp
|
Replace MachineInstr* with MachineInstr& in TargetInstrInfo, NFC
|
2016-08-01 17:55:48 +00:00 |
HexagonVLIWPacketizer.h
|
[Hexagon] Referencify MachineInstr in HexagonInstrInfo, NFC
|
2016-07-29 21:49:42 +00:00 |
LLVMBuild.txt
|
[Hexagon] Make HexagonCodeGen depend on Scalar
|
2016-07-22 17:23:46 +00:00 |
RDFCopy.cpp
|
[hexagon] Move BlockRanges and RDF stuff into the llvm namespace.
|
2016-05-27 10:06:40 +00:00 |
RDFCopy.h
|
[hexagon] Move BlockRanges and RDF stuff into the llvm namespace.
|
2016-05-27 10:06:40 +00:00 |
RDFDeadCode.cpp
|
|
|
RDFDeadCode.h
|
[hexagon] Move BlockRanges and RDF stuff into the llvm namespace.
|
2016-05-27 10:06:40 +00:00 |
RDFGraph.cpp
|
[RDF] Make the graph construction/use less expensive
|
2016-07-22 16:09:47 +00:00 |
RDFGraph.h
|
[RDF] Make the graph construction/use less expensive
|
2016-07-22 16:09:47 +00:00 |
RDFLiveness.cpp
|
[RDF] Ignore implicit defs when resetting <kill> flags
|
2016-06-02 14:30:09 +00:00 |
RDFLiveness.h
|
[hexagon] Move BlockRanges and RDF stuff into the llvm namespace.
|
2016-05-27 10:06:40 +00:00 |