Jakob Stoklund Olesen 0324528c8c Use predication instead of pseudo-opcodes when folding into MOVCC. ... Now that it is possible to dynamically tie MachineInstr operands, predicated instructions are possible in SSA form: %vreg3<def> = SUBri %vreg1, -2147483647, pred:14, pred:%noreg, %opt:%noreg %vreg4<def,tied1> = MOVCCr %vreg3<tied0>, %vreg1, %pred:12, pred:%CPSR Becomes a predicated SUBri with a tied imp-use: SUBri %vreg1, -2147483647, pred:13, pred:%CPSR, opt:%noreg, %vreg1<imp-use,tied0> This means that any instruction that is safe to move can be folded into a MOVCC, and the *CC pseudo-instructions are no longer needed. The test case changes reflect that Thumb2SizeReduce recognizes the predicated instructions. It didn't understand the pseudos. llvm-svn: 163274		2012-09-05 23:58:02 +00:00
..
Analysis
Archive
Assembler
Bindings/Ocaml	fix test's RUN lines	2012-09-02 15:07:25 +00:00
Bitcode
BugPoint
CodeGen	Use predication instead of pseudo-opcodes when folding into MOVCC.	2012-09-05 23:58:02 +00:00
DebugInfo	Add support for fetching inlining context (stack of source code locations)	2012-09-04 08:12:33 +00:00
ExecutionEngine
Feature
Instrumentation
Integer
Linker
MC	Mips specific llvm assembler support for ALU instructions. This includes	2012-09-05 23:34:03 +00:00
Object	Add missing file for test.	2012-09-05 23:52:20 +00:00
Other
Scripts
TableGen
Transforms	JumpThreading: when default destination is the destination of some cases in a	2012-09-05 23:45:58 +00:00
Unit
Verifier
YAMLParser
CMakeLists.txt
lit.cfg
lit.site.cfg.in
Makefile	escape special char when handling CXX_FOR_OCAMLOPT	2012-09-02 15:16:51 +00:00
Makefile.tests
TestRunner.sh