mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-30 23:42:52 +01:00
d2b344c685
when run on an Intel Atom processor. The failures have arisen due to changes elsewhere in the trunk over the past 8 weeks or so. These failures were not detected by the Atom buildbot because the CPU on the Atom buildbot was not being detected as an Atom CPU. The fix for this problem is in Host.cpp and X86Subtarget.cpp, but shall remain commented out until the current set of Atom test failures are fixed. Patch by Andy Zhang and Tyler Nowicki! llvm-svn: 160451
79 lines
2.2 KiB
LLVM
79 lines
2.2 KiB
LLVM
; RUN: llc < %s -march=x86 -mattr=+sse2 | FileCheck %s
|
|
|
|
; test vector shifts converted to proper SSE2 vector shifts when the shift
|
|
; amounts are the same.
|
|
|
|
define void @shift1a(<2 x i64> %val, <2 x i64>* %dst) nounwind {
|
|
entry:
|
|
; CHECK: shift1a:
|
|
; CHECK: psrlq
|
|
%lshr = lshr <2 x i64> %val, < i64 32, i64 32 >
|
|
store <2 x i64> %lshr, <2 x i64>* %dst
|
|
ret void
|
|
}
|
|
|
|
define void @shift1b(<2 x i64> %val, <2 x i64>* %dst, i64 %amt) nounwind {
|
|
entry:
|
|
; CHECK: shift1b:
|
|
; CHECK: movd
|
|
; CHECK: psrlq
|
|
%0 = insertelement <2 x i64> undef, i64 %amt, i32 0
|
|
%1 = insertelement <2 x i64> %0, i64 %amt, i32 1
|
|
%lshr = lshr <2 x i64> %val, %1
|
|
store <2 x i64> %lshr, <2 x i64>* %dst
|
|
ret void
|
|
}
|
|
|
|
define void @shift2a(<4 x i32> %val, <4 x i32>* %dst) nounwind {
|
|
entry:
|
|
; CHECK: shift2a:
|
|
; CHECK: psrld
|
|
%lshr = lshr <4 x i32> %val, < i32 17, i32 17, i32 17, i32 17 >
|
|
store <4 x i32> %lshr, <4 x i32>* %dst
|
|
ret void
|
|
}
|
|
|
|
define void @shift2b(<4 x i32> %val, <4 x i32>* %dst, i32 %amt) nounwind {
|
|
entry:
|
|
; CHECK: shift2b:
|
|
; CHECK: movd
|
|
; CHECK: psrld
|
|
%0 = insertelement <4 x i32> undef, i32 %amt, i32 0
|
|
%1 = insertelement <4 x i32> %0, i32 %amt, i32 1
|
|
%2 = insertelement <4 x i32> %1, i32 %amt, i32 2
|
|
%3 = insertelement <4 x i32> %2, i32 %amt, i32 3
|
|
%lshr = lshr <4 x i32> %val, %3
|
|
store <4 x i32> %lshr, <4 x i32>* %dst
|
|
ret void
|
|
}
|
|
|
|
|
|
define void @shift3a(<8 x i16> %val, <8 x i16>* %dst) nounwind {
|
|
entry:
|
|
; CHECK: shift3a:
|
|
; CHECK: psrlw
|
|
%lshr = lshr <8 x i16> %val, < i16 5, i16 5, i16 5, i16 5, i16 5, i16 5, i16 5, i16 5 >
|
|
store <8 x i16> %lshr, <8 x i16>* %dst
|
|
ret void
|
|
}
|
|
|
|
; properly zero extend the shift amount
|
|
define void @shift3b(<8 x i16> %val, <8 x i16>* %dst, i16 %amt) nounwind {
|
|
entry:
|
|
; CHECK: shift3b:
|
|
; CHECK: movzwl
|
|
; CHECK: movd
|
|
; CHECK: psrlw
|
|
%0 = insertelement <8 x i16> undef, i16 %amt, i32 0
|
|
%1 = insertelement <8 x i16> %0, i16 %amt, i32 1
|
|
%2 = insertelement <8 x i16> %0, i16 %amt, i32 2
|
|
%3 = insertelement <8 x i16> %0, i16 %amt, i32 3
|
|
%4 = insertelement <8 x i16> %0, i16 %amt, i32 4
|
|
%5 = insertelement <8 x i16> %0, i16 %amt, i32 5
|
|
%6 = insertelement <8 x i16> %0, i16 %amt, i32 6
|
|
%7 = insertelement <8 x i16> %0, i16 %amt, i32 7
|
|
%lshr = lshr <8 x i16> %val, %7
|
|
store <8 x i16> %lshr, <8 x i16>* %dst
|
|
ret void
|
|
}
|