1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
llvm-mirror/test/CodeGen/ARM/tail-merge-branch-weight.ll
Yuanfang Chen bf8086d1c1 [llc] (almost) remove --print-machineinstrs
Its effect could be achieved by
`-stop-after`,`-print-after`,`-print-after-all`. But a few tests need to
print MIR after ISel which could not be done with
`-print-after`/`-stop-after` since isel pass does not have commandline name.
That's the reason `--print-machineinstrs` is downgraded to
`--print-after-isel` in this patch. `--print-after-isel` could be
removed after we switch to new pass manager since isel pass would have a
commandline text name to use `print-after` or equivalent switches.

The motivation of this patch is to reduce tests dependency on
would-be-deprecated feature.

Reviewed By: arsenm, dsanders

Differential Revision: https://reviews.llvm.org/D83275
2020-07-20 10:43:28 -07:00

42 lines
1.4 KiB
LLVM

; RUN: llc < %s -mtriple=arm-apple-ios -stop-after=branch-folder | FileCheck %s
; Branch probability of tailed-merged block:
;
; p(L0_L1 -> L2) = p(entry -> L0) * p(L0 -> L2) + p(entry -> L1) * p(L1 -> L2)
; = 0.2 * 0.6 + 0.8 * 0.3 = 0.36
; p(L0_L1 -> L3) = p(entry -> L0) * p(L0 -> L3) + p(entry -> L1) * p(L1 -> L3)
; = 0.2 * 0.4 + 0.8 * 0.7 = 0.64
; CHECK: successors: %bb.{{[0-9]+}}(0x1999999a), %bb.{{[0-9]+}}(0x66666666)
; CHECK: bb.{{[0-9]+}}{{[0-9a-zA-Z.]*}}:
; CHECK: bb.{{[0-9]+}}{{[0-9a-zA-Z.]*}}:
define i32 @test0(i32 %n, i32 %m, i32* nocapture %a, i32* nocapture %b) {
entry:
%cmp = icmp sgt i32 %n, 0
br i1 %cmp, label %L0, label %L1, !prof !0
L0: ; preds = %entry
store i32 12, i32* %a, align 4
store i32 18, i32* %b, align 4
%cmp1 = icmp eq i32 %m, 8
br i1 %cmp1, label %L2, label %L3, !prof !1
L1: ; preds = %entry
store i32 14, i32* %a, align 4
store i32 18, i32* %b, align 4
%cmp3 = icmp eq i32 %m, 8
br i1 %cmp3, label %L2, label %L3, !prof !2
L2: ; preds = %L1, %L0
br label %L3
L3: ; preds = %L0, %L1, %L2
%retval.0 = phi i32 [ 100, %L2 ], [ 6, %L1 ], [ 6, %L0 ]
ret i32 %retval.0
}
!0 = !{!"branch_weights", i32 200, i32 800}
!1 = !{!"branch_weights", i32 600, i32 400}
!2 = !{!"branch_weights", i32 300, i32 700}