Weiming Zhao 85dce59506 Remove hard coded registers in ARM ldrexd and strexd instructions ... This patch replaces the hard coded GPR pair [R0, R1] of Intrinsic:arm_ldrexd and [R2, R3] of Intrinsic:arm_strexd with even/odd GPRPair reg class. Similar to the lowering of atomic_64 operation. llvm-svn: 168207		2012-11-16 21:55:34 +00:00
..
ARM	Remove hard coded registers in ARM ldrexd and strexd instructions	2012-11-16 21:55:34 +00:00
CPP	test commit	2012-07-18 17:53:05 +00:00
Generic	Codegen support for arbitrary vector getelementptrs.	2012-11-13 13:01:58 +00:00
Hexagon	test/CodeGen/Hexagon/postinc-load.ll: Suppress it for now. It triggered the failure on i686 hosts.	2012-11-14 22:22:37 +00:00
MBlaze	Continue cleanup of LIT, getting rid of the remaining artifacts from dejagnu	2012-03-25 09:02:19 +00:00
Mips	[mips] Fix delay slot filler so that instructions with register operand $1 are	2012-11-16 02:39:34 +00:00
MSP430	Fix fallout from RegInfo => FrameLowering refactoring on MSP430.	2012-10-17 17:37:11 +00:00
NVPTX	[NVPTX] Order global variables in def-use order before emiting them in the final assembly	2012-11-16 21:03:51 +00:00
PowerPC	PowerPC: Lowering floor intrinsic for Altivec	2012-11-15 20:56:03 +00:00
SPARC	Use TargetTransformInfo to control switch-to-lookup table transformation	2012-10-30 11:23:25 +00:00
Thumb	Convert an improper CodeGen test to a MC test.	2012-11-10 04:30:40 +00:00
Thumb2	Add GPRPair Register class to ARM.	2012-10-26 21:29:15 +00:00
X86	llvm/test/CodeGen/X86/hipe-cc*.ll: Add explicit -mcpu, or they don't expect to pass on Atom.	2012-11-16 16:07:37 +00:00
XCore	Fix handling of aliases to functions.	2012-11-16 21:12:38 +00:00