1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 20:43:44 +02:00
llvm-mirror/test/CodeGen/MIR/X86/machine-instructions.mir
2015-07-24 17:44:49 +00:00

26 lines
500 B
YAML

# RUN: llc -march=x86-64 -start-after branch-folder -stop-after branch-folder -o /dev/null %s | FileCheck %s
# This test ensures that the MIR parser parses X86 machine instructions
# correctly.
--- |
define i32 @inc(i32 %a) {
entry:
%b = mul i32 %a, 11
ret i32 %b
}
...
---
# CHECK: name: inc
name: inc
body:
- id: 0
name: entry
instructions:
# CHECK: MOV32rr
# CHECK-NEXT: RETQ
- '%eax = MOV32rr %eax'
- ' RETQ %eax'
...