mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 04:32:44 +01:00
f56c09c87f
If a resource can be held for multiple cycles in the schedule model then an instruction can be placed into the available queue, another instruction can be scheduled, but the first will not be taken back out if the two instructions hazard. To fix this make sure that we update the available queue even on the first MOp of a cycle, pushing available instructions back into the pending queue if they now conflict. This happens with some downstream schedules we have around MVE instruction scheduling where we use ResourceCycles=[2] to show the instruction executing over two beats. Apparently the test changes here are OK too. Differential Revision: https://reviews.llvm.org/D76909
27 lines
992 B
LLVM
27 lines
992 B
LLVM
; RUN: llc -verify-machineinstrs < %s -mtriple=powerpc-unknown-linux-gnu | FileCheck %s
|
|
|
|
define i32 @foo() nounwind {
|
|
entry:
|
|
; CHECK: cntlzw 3, 3
|
|
%retval = alloca i32, align 4 ; <i32*> [#uses=2]
|
|
%temp = alloca i32, align 4 ; <i32*> [#uses=2]
|
|
%ctz_x = alloca i32, align 4 ; <i32*> [#uses=3]
|
|
%ctz_c = alloca i32, align 4 ; <i32*> [#uses=2]
|
|
store i32 61440, i32* %ctz_x
|
|
%tmp = load i32, i32* %ctz_x ; <i32> [#uses=1]
|
|
%tmp1 = sub i32 0, %tmp ; <i32> [#uses=1]
|
|
%tmp2 = load i32, i32* %ctz_x ; <i32> [#uses=1]
|
|
%tmp3 = and i32 %tmp1, %tmp2 ; <i32> [#uses=1]
|
|
%tmp4 = call i32 asm "$(cntlz$|cntlzw$) $0,$1", "=r,r,~{dirflag},~{fpsr},~{flags}"( i32 %tmp3 ) ; <i32> [#uses=1]
|
|
store i32 %tmp4, i32* %ctz_c
|
|
%tmp5 = load i32, i32* %ctz_c ; <i32> [#uses=1]
|
|
store i32 %tmp5, i32* %temp
|
|
%tmp6 = load i32, i32* %temp ; <i32> [#uses=1]
|
|
store i32 %tmp6, i32* %retval
|
|
br label %return
|
|
|
|
return: ; preds = %entry
|
|
%retval2 = load i32, i32* %retval ; <i32> [#uses=1]
|
|
ret i32 %retval2
|
|
}
|